#### **Project: IEEE P802.15 Working Group for Wireless Speciality Networks (WSNs)**

**Submission Title:** Semiconductor technologies for THz Communications **Date Submitted:** 7 May 2018 **Source:** André Bourdoux, IMEC Address Kapeldreef 75, 3001 Leuven, Belgium E-Mail: bourdoux@imec.be

**Re:** n/a

Abstract: The implementation of circuits at frequencies above 100GHz poses significant challenges. Many circuits have been proposed using either heterogenous bipolar transistors (HBT) or high electron mobility transistors (HEMT) in III-V compound material. However, when price is an issue and large digital circuits are needed, CMOS technologies are preferred but they perform poorly at frequencies well above 100GHz. This presentation describes the capabilities of these technologies and discusses several approaches to reach high power at RF together with large digital circuits.

**Purpose:** Information for the IG THz

**Notice:** This document has been prepared to assist the IEEE P802.15. It is offered as a basis for discussion and is not binding on the contributing individual(s) or organization(s). The material in this document is subject to change in form and content after further study. The contributor(s) reserve(s) the right to add, amend or withdraw material contained herein.

**Release:** The contributor acknowledges and accepts that this contribution becomes the property of IEEE and may be made publicly available by P802.15.

# **Semiconductor technologies for THz Communications**

**Date:** 2018-05-07

Authors:



# **Abstract**

**The implementation of circuits at frequencies above 100GHz poses significant challenges. Many circuits have been proposed using either heterogenous bipolar transistors (HBT) or high electron mobility transistors (HEMT) in III-V compound material. These are performant but specialty expensive implementations.**

**When price is an issue and large digital circuits are needed, CMOS technologies are preferred. They, however, perform poorly at frequencies well above 100GHz.**

**This presentation describes the capabilities of these technologies and discusses several approaches to reach high power at RF together with large digital circuits.**

# **Outline**

**Application needs**

**The active device scene**

## **Circuits >100GHz implemented in bulk CMOS**

**Conclusions**

# Application needs

**May 2018**

PA

# **5G: increasing complexity for the RF front-end Going to mm-wave**



Increasing integration level reduces overall cost, form factor, power:

- combination of power amplifier with its controlling circuitry
- bringing as much as possible into one IC or module (3D integration)

# **Wireless communication: 5G and beyond**



*Source: Nokia Source: Huawei, 5G: A Technology vision* 



- 5G will provide a total solution for a wide range of requirements Contains existing sub-6 GHz bands of 4G and new bands at mm-wave up to 90GHz Increased back- and fronthauling requirements towards 100s Gb/s
- 6G: wireless data rates  $> 100$  Gb/s

Carrier frequencies  $> 100$  GHz : optical & wireless communication will meet See e.g.

```
European projects in ICT-09 cluster: operation > 90 GHz, up to 1Tb/s
IEEE802.15.3d
```
#### **doc.: IEEE 802.15-18/0191-00-0thz**



# **Sensing: mm-wave offers several advantages Radar:**

Range resolution =  $c/(2 *$ bandwidth)  $\rightarrow$  larger bandwidth easier to realize at higher frequencies

Better resolution of velocity and angle with smaller wavelength

Automotive radar 76-81 GHz: maturing market using Si technologies

BiCMOS and single-chip CMOS

Future  $>100$  GHz ?

Smart home/office/building/city, e-health, ... : numerous applications from sub-10 GHz to >100GHz, potentially large market, pressure on form factor, power consumption

## **Mm-wave imaging**

**Spectroscopy**

**...**

# **Key requirements for >100GHz implementations**

### **Efficient circuits @ frequency > 100GHz:**

PA: high output power for link budget (range) VCO/PLL: low phase noise for good EVM (spectral efficiency)

### **Highly integrated solution including**

RF

Digital (digital calibration, PHY processing) Memory

#### **Relatively large volumes**

# **Key requirements for >100GHz implementations**

### **Efficient circuits @ frequency > 100GHz:**

PA: high output power for link budget (range) VCO/PLL: low phase noise for good EVM (spectral efficiency)

### **Highly integrated solution including**

RF Digital (digital calibration, PHY processing) **Memory** 

### **Relatively large volumes**

CMOS ?

CMOS ?

CMOS ?

# The active device scene

# **Evolution for logic f<sup>T</sup> of Si-based FETs will not increase (much) with further scaling**



**May 2018**

# **High-speed applications need fast device with good power handling capabilities ... which can be combined with CMOS**



- **CMOS cannot do it alone anymore**
- $\cdot$   $f<sub>T</sub>$  of Si-based FETs will not increase **(much) with further scaling**
- **FinFET delivers intrinsically lower speed than planar**
- **III-V HEMT offers >500GHz f**<sub>T</sub> at **relaxed gate length**
- **GaN similar to planar bulk but stronger driving capabilities**

# **doc.: IEEE 802.15-18/0191-00-0thz SiGe HBT beating CMOS in speed/power handling**

## 1. Superiority evidenced by published designs



## 2. Long-term predictions for SiGe

IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 58, NO. 11, NOVEMBER

#### Physical and Electrical Performance Limits of High-Speed SiGeC HBTs—Part I: Vertical Scaling

Michael Schröter, Senior Member, IEEE, Gerald Wedel, Bernd Heinemann, Christoph Jungemann, Senior Member, IEEE, Julia Krause, Pascal Chevalier, Member, IEEE, and Alain Chantre, Senior Member, IEEE

cuses on the vertically scaled structure. According to isothermal device simulation, the "ultimate" doning profile vields a neak transit frequency  $f_T$  of almost 1.5 THz a BV<sub>CEO</sub> above 1 V (dependent on BE bias) and a zero-bias internal base sheet resistance of about 3 kQ/sq. The reasons for achieving a higher product  $f_T BV_{\text{CEO}}(>1.5 \text{ THzV})$  than anticipated from the classical Johnson limit are explained. Finally, it is found that  $f_T$  is Submission

## 3. SiGe technology developments SiGe HBT with  $f_T/f_{max}$  of 505 GHz/720 GHz

B. Heinemann, H. Rücker, R. Barth, F. Bärwolf, J. Drews, G. G. Fischer, A. Fox, O. Fursenko, T. Grabolla, F. Herzel, J. Katzer, J. Korn, A. Krüger, P. Kulse, T. Lenke, M. Lisker, S. Marschmeyer, A. Scheit, D. Schmidt, J. Schmidt, M. A. Schubert, A. Trusch, C. Wipf, and D. Wolansky





#### **Objective**

 $E1$ 

 $F<sub>I</sub>$ 

14

The TARANTO project targets to break the technological barriers to the development of the next BiCMOS technology platforms, allowing the improvement of the performance of the HBT (Heterojunction Bipolar Transistors) with a much higher level of integration. This new generation of transistors HBT will be a key factor to meet the needs of high-speed communications systems and high data rate required for the integration of heterogeneous intelligent systems as well as for intell..

**May 2018**

**doc.: IEEE 802.15-18/0191-00-0thz**

# **GaN and GaAs devices yield high output power and efficiency at high frequencies The trend continues @ >100GHz**



# **All-silicon versus III-V co-integration**

#### **FinFET lateral nanowires**

Best for complex logic Speed limited by 3D parasitics Poor driving capabilities

#### **BiCMOS**

Logic usually lags few generations behind Compatible with FD-SOI [ST Microelectronics, BJT + 28nm FD-SOI, BCTM 2016] Stronger driving capabilities than FinFET Highest  $f<sub>T</sub>$  of silicon devices  $f_T$  > 1 THz possible at BV<sub>CFO</sub> > 1 V

#### **RF-SOI**

Higher  $\mathsf{f}_\mathsf{T}$  than FinFET Body bias is extra feature Allows for device stacking in PAs Switches with very low Ron\*Coff

#### **III-V**

Higher  $f_T$  than Si possible Better power handling Growth on 300mm Si complex but feasible

> several research groups in the world are considering cointegration of III-V materials on silicon

Submission

# Circuits >100GHz implemented in bulk CMOS

# **140GHz PA in bulk CMOS**

- 28 nm HPM
- $V_{DD} = 0.9 V$
- $\blacksquare$  PA area = 0.11 mm<sup>2</sup>
- $\blacksquare$  PA Pdc = 81 mW



0.367 **TATA** 

**91-00-0thz** 

## **140GHz FMCW radar in bulk CMOS with on-chip antennas**



#### **TX**

- EIRP with 2 PA's active: 9 dBm
- $\blacksquare$  3 dB Bandwidth: 141 GHz 156 GHz



#### **RX**

- 47 dB programmable Baseband gain
- 3 dB RF Bandwidth: 139.5 GHz – 151.2 GHz
- 3 dB baseband Bandwidth: 750 kHz – 18 MHz



# **Conclusions**

# **Conclusions**

**May 2018**

- **Need for high(er) speed and high power at a small factor**  Higher degree of integration, packaging challenges
- **Scaling roadmap slowing down, CMOS not going faster anymore**
- **Will market embrace other devices co-integrated with CMOS?**

Or will design tricks in CMOS and digital compensation techniques rule out non-CMOS?

Which device will win? SiGe HBT, III-V HBT, HEMT, MOSFET, ...?

300 mm wafers are a must

Affordable?

## **References for slide 13**

- **1. X. B. Mei et al., Extended Abstracts of the 2015 International Conference on Solid State Devices and Materials, Sapporo, pp.1034-1035.**
- **2. Dae-Hyun Kim et al., "fT = 688 GHz and fmax = 800 GHz in Lg = 40 nm In0.7Ga0.3As MHEMTs with gm\_max > 2.7 mS/μm", IEDM Tech. Digest, pp. 319-322, 2011.**
- **3. Tae-Woo Kim et al., "60 nm Self-Aligned-Gate InGaAs HEMTs with Record High-Frequency Characteristics", IEDM Tech. Digest, pp. 696-699, 2010.**
- **4. Dae-Hyun Kim and J. A. del Alamo, "30-nm InAs PHEMTs with fT = 644 GHz and fmax = 681 GHz," IEEE Electron Device Letters, vol. 31, no. 8, pp. 806–808, Aug. 2010.**
- **5. S.-J. Yeon et al., "610 GHz InAlAs/In0.75GaAs Metamorphic HEMTs with an Ultra-Short 15-nm-Gate", IEDM Tech. Digest, pp. 48-51, 2007.**
- **6. C.H. Jan et al., "RF CMOS Technology Scaling in High-k/Metal Gate Era for RF SoC (System-on-Chip) Applications", IEDM Tech. Digest, pp. 604-609, 2010.**
- **7. P. Van Der Voorn et al., "A 32nm Low Power RF CMOS SOC Technology Featuring High-k/Metal Gate", IEEE VLSI Symposium on Technology, pp. 137-138, 2010.**
- **8. http://electronics360.globalspec.com/article/4078/samsung-foundry-adds-rf-to-28-nm-cmos**
- **[9. https://www.globalfoundries.com/technology-solutions/cmos/fdx/28nm-hkmg-technologies](https://www.globalfoundries.com/technology-solutions/cmos/fdx/28nm-hkmg-technologies)**
- **10. R. Carter et al., "22nm FDSOI Technology for Emerging Mobile, Internet-of-Things, and RF Applications", IEDM Tech. Digest, pp. 27-30, 2016.**
- **11. S.-Y. Wu et al.," An Enhanced 16nm CMOS Technology Featuring 2nd Generation FinFET Transistors and Advanced Cu/low-k Interconnect for Low Power and High Performance Applications", IEDM Tech. Digest, pp. 48-51, 2014.**
- **12. M. L. Schuette, et al., Electron Device Letters, IEEE, vol. 34, pp. 741-743, 2013.**
- **13. Y. Yue et al., Japanese Journal of Applied Physics 52 (2013) 08JN14.**
- **14. H.W.Then et al., "High-Performance Low-Leakage Enhancement-Mode High-K Dielectric GaN MOSHEMTs for Energy-Efficient, Compact Voltage Regulators and RF Power Amplifiers for Low-Power Mobile SoCs", IEEE VLSI Symposium on Technology, pp. 142-143, 2015.**
- **15. Ronghua Wang et al., "Quaternary Barrier InAlGaN HEMTs With fT/fmax of 230/300 GHz", IEEE Electron Device Letters, vol. 34, no. 3, pp. 378-380, 2013.**
- **16. M. Micovic et al.,"High Frequency GaN HEMTs for RF MMIC Applications", IEDM Tech. Digest, pp. 711-714, 2016.**
- **17. M. Urteaga et al., "A 130 nm InP HBT Integrated Circuit Technology for THz Electronics", IEDM Tech. Digest, pp. 59-62, 2016.**

Ga-As

Ga-N

In-P

## **What are III-V semiconductors?**

