

**Project: IEEE P802.15 Working Group for Wireless Personal Area Networks (WPANs)**

**Submission Title:** MMIC Chip Sets for Wireless Communication up to 480 GHz

**Date Submitted:** 15 July, 2012

**Source:** Ingmar Kallfass, Fraunhofer Institute for Applied Solid State Physics

Tullastraße 72, D-79108 Freiburg, Germany

Voice: +49 761 5159 486, FAX: +49 761 5159 71486, E-Mail: [ingmar.kallfass@iaf.fraunhofer.de](mailto:ingmar.kallfass@iaf.fraunhofer.de)

**Re:** DCN 15-12-0323-00-0thz

**Abstract:** The architecture, implementation and performance of active MMIC-based transmit and receive frontends for sub-mmW communication are presented. A focus is on the generation of local oscillator signals for up- and down-conversion by frequency multiplication up to 480 GHz. Transmission experiments at a center frequency of 220 GHz achieve up to 25 Gbit/s data rate.

**Purpose:** Review of current progress on the implementation of active electronics-based transmitters and receivers for terahertz communication.

**Notice:** This document has been prepared to assist the IEEE P802.15. It is offered as a basis for discussion and is not binding on the contributing individual(s) or organization(s). The material in this document is subject to change in form and content after further study. The contributor(s) reserve(s) the right to add, amend or withdraw material contained herein.

**Release:** The contributor acknowledges and accepts that this contribution becomes the property of IEEE and may be made publicly available by P802.15.

# MMIC Chip Sets for Wireless Communication up to 480 GHz

Ingmar Kallfass<sup>1,2</sup>, Ulrich Lewark<sup>2</sup>, Jochen Antes<sup>2</sup>  
Daniel Lopez-Diaz<sup>1</sup>, Axel Tessmann<sup>1</sup>, Arnulf Leuther<sup>1</sup>

<sup>1</sup> Fraunhofer Institute for Applied Solid-State Physics, Freiburg, Germany



<sup>2</sup> Karlsruhe Institute of Technology, Karlsruhe, Germany

# Abstract


The architecture, implementation and performance of active MMIC-based transmit and receive frontends for sub-mmW communication are presented.

A focus is on the generation of local oscillator signals for up- and down-conversion by frequency multiplication up to 480 GHz.

Transmission experiments at a center frequency of 220 GHz achieve up to 25 Gbit/s data rate.



# Generic Millimeter-Wave Analog Frontend




# MMIC-based sub-mmW frequency generation

frequency generation < 20 GHz


frequency platform in W-band

single-chip cascade of multiplication and amplification stages





# FET Frequency Multipliers

Power compression



Conduction angle (class A-C)




# Frequency Multiplier Figures of Merit



- Multiplication factor  $N$
- Output power  $P_{out}$
- Conversion Gain  $G_C$
- Suppression of unwanted harmonics  $S$
- Degradation of phase noise  $\geq 20 \cdot \log N$
- DC power

Phase / amplitude modulation


$$\begin{pmatrix} \theta_2 \\ m_2 \end{pmatrix} = \begin{pmatrix} T_{pp} & T_{pa} \\ T_{ap} & T_{aa} \end{pmatrix} \begin{pmatrix} \theta_1 \\ m_1 \end{pmatrix} = \begin{pmatrix} N & 0 \\ 0 & 1 \end{pmatrix} \begin{pmatrix} \theta_1 \\ m_1 \end{pmatrix}$$



# W-Band Multiplier-by-Twelve MMIC and Waveguide Module



4 x 1.5 mm<sup>2</sup>  
100 nm mHEMT





Kallfass et. al. EuMIC 2011





# W-Band Multiplier-by-Twelve Module Performance

- Range: 78 – 100 GHz
- Bandwidth: 22 GHz (25%)
- Spectral purity: >12 dBc
- Output power: -1.5 dBm
- Conversion gain: 2.5 dB






# (X to) W-Band Multiplier-by-Nine



Lewark et. al. GeMIC 2011


# (X to) W-Band Multiplier-by-Nine

Optimized BW and spectral purity by  
DDS controlled bias and Pin




Phase noise degradation = 20 log 9

# Chip Set for 220 GHz Transmission






$f_{RF,c}$	220 GHz
$B_{RF}$	34 GHz
$f_{LO}$	9.17 GHz
$f_{LO}$	110 GHz ( $n = 12$ )
$B_{BB}$	17 GHz
$P_{tx}$	ca. 0 dBm
$NF_{rx}$	ca. 6.8 dB
$G_{rx/Gtx}$	ca. 15 dB




# 220 GHz Transmission Coherent LO

Setup	Rate	Dist.	Quality
Coherent LO	25 Gbit/s	10 m	Q > 3
	15 Gbit/s	20 m	
	Full DVB-S	20 m	n/a
	30 Gbit/s	n/a	BER < 10 <sup>-3</sup>
	16 Gbit/s	2 m	Q <sup>2</sup> > 13.9




Antes et. al. EuMIC 2011

# Optical – 220 GHz Wireless – Optical Link






16 Gbit/s NRZ-OOK after  
2x20 km fiber span  
( $P_{RX1} = P_{RX2} = -12\text{dBm}$ )



König et. al. OFC 2012



# 220 GHz Transmission Incoherent LO




	Symbol rate	Data rate	EVM	BER[*]
QPSK	1 GBd	2 Gbit/s	12.4 %	$< 10^{-10}$
	2 GBd	4 Gbit/s	18.1 %	$10^{-8}$
8PSK	1 GBd	3 Gbit/s	10.7 %	$10^{-6}$
16APSK	1 GBd	4 Gbit/s	9.7 %	-
16QAM	1 GBd	4 Gbit/s	10.5 %	$10^{-3}$

\*Schmogrow IEEE Phot. Tech. Letters 2012


# Chip Set for 240 GHz Transmission



SIEMENS




RF  
200 - 280  
GHz



IFI IFQ  
0 - 40 GHz

LO'  
110 - 130  
GHz



LO  
55 - 65  
GHz VCO

$f_{RF,c}$	240 GHz
$B_{RF}$	80 GHz
$f_{LO}$	55–65 GHz
$f_{LO}$	110-130 GHz ( $n = 2$ )




$B_{BB}$	40 GHz
$P_{tx}$	0 dBm (excl. PA)
$NF_{rx}$	ca. 6.8 dB
$G_{rx/Gtx}$	n/a



# 240 GHz Rx MMIC



50 nm mHEMT, 2.5 x 1 mm<sup>2</sup>

LNA – fund. Mixer – LO doubler  
IQ channels  
Also as Tx








# 240 GHz Tx MMIC

LNA (Tx) – subharm. Mixer  
IQ channels  
Also as Rx



# 300 GHz Source and Receiver




Lewark et. al. EuMIC 2011  
 Tessmann et. al. CSICS 2011

# 480 GHz Frequency Quadrupler


## Doubler

balanced (Marchand)  
class-B cascode FETs




## Amplifier

Cascode FETs



## Doubler


single-ended class-B FET  
 $\lambda/4$  fund. suppression



# 480 GHz Frequency Quadrupler

## Doubler

balanced (Marchand)  
class-B cascode FETs



$P_{DC}$  50 mW (w/  $P_{RF}$ )

## Amplifier

Cascode FETs

ca. 2 dBm  $P_{sat}$


input power  
backoff

reduced  
load/source  
pulling

$P_{DC}$  60 mW

## Doubler

single-ended class-B FET  
 $\lambda/4$  fund. suppression




$P_{DC}$  11 mW (w/  $P_{RF}$ )



# 480 GHz Frequency Quadrupler

Output power:  
-14.3 dBm


Bandwidth:  
>45 GHz  
435...>480 GHz




1.75 x 1 mm<sup>2</sup>  
35 nm mHEMT (ft/fmax 515/900)



# Four-Stage 480 GHz Amplifier S-MMIC




0.61 x 0.37 mm<sup>2</sup>  
35 nm mHEMT



- reactively matched common source stages
- gate width:  $2 \times 5 \mu\text{m}$

- 13.4 dB @ 476 GHz
- >10.5 dB @ 440...481 GHz
- 32 mW ( $V_d = 1.2 \text{ V}$ ,  $I_d = 27 \text{ mA}$ )
- simulated NF = 9.9 dB @ 480 GHz

# State-of-the-Art: Multipliers





# Chip Set Overview

