

An 802.11a/b/g SoC for Embedded WLAN Applications

**Lalitkumar Nathawad¹, David Weber², Shahram Abdollahi²,
Phoebe Chen¹, Syed Enam¹, Brian Kaczynski², Alireza Kheirkhahi¹,
MeeLan Lee², Sotirios Limotyrakis¹, Keith Onodera²,
Katelijn Vleugels², Masoud Zargari¹, Bruce Wooley³**

¹ Atheros Communications, Irvine, California

² Atheros Communications, Santa Clara, California

³ Stanford University, Stanford, California

Outline

- **Introduction**
 - ⇒ **Embedded WLAN applications**
- **SoC block diagram**
- **Power management**
- **Transceiver architecture**
 - ⇒ **5GHz/2.4GHz transmitter**
 - ⇒ **5GHz/2.4GHz receiver including ADC**
 - ⇒ **Frequency synthesizer**
- **Measurement results**


Embedded WLAN

- **Applications: Wi-Fi phones, digital cameras, networked gaming, PDAs, MP3 players, etc.**
 - ⇒ Long battery life → low sleep/standby power
 - ⇒ Small form-factor → single chip integration
- **Support for wide range of crystal frequencies**
 - ⇒ Share crystal oscillator with host system
- **Support for common I/O interfaces**
 - ⇒ SDIO, SPI, CF, etc.
- **Dual-band operation at 2.4GHz and 5GHz**

SoC Block Diagram

19.2, 24, 26, 38.4, 40 or 52 MHz
crystal or external reference


Low frequency
32kHz crystal



Power Management


- **Operating modes: Sleep, Standby, RX, TX**
- **Programmable LDO regulators used to lower the supply voltage in sleep mode**
 - ⇒ All register states maintained.
 - ⇒ Reduced supply leakage current
- **Standby power depends on RX duty cycle**
 - ⇒ Reduce power by staggering the power-on of analog blocks based on settling time.
 - ⇒ Gate clock signals to inactive digital circuits
 - ⇒ Run off of the 32kHz clock when idle

Sliding-IF Architecture




- Only one synthesizer needed to generate LO frequencies
- $f_{VCO} = 2/3 f_{RF5}, 4/3 f_{RF2} \rightarrow$ No LO Pulling

Dual-Band Transmitter




Transmit Power Control


- 5b DAC to correct power detector DC offset
- TX gain adjusted on a per packet basis



Dual-Band Receiver





Dual-Input A/D Converter




- **Time-multiplexed pipeline architecture**
 - ⇒ I & Q inputs are sampled simultaneously
 - ⇒ Pipeline stages run at 80/88 MHz ($2 \cdot f_s$)
- **Almost half the area and similar power as 2 non-multiplexed ADC's**
 - ⇒ Area: 0.45mm x 1.0mm, Power: 48mW


ADC Sample/Hold Circuit



Fractional-N Synthesizer



CMOS LC-tank VCO




- **Tuning range:**
3.2 - 4 GHz
 - ⇒ 8-bit switch-capacitor bank for coarse tuning
 - ⇒ diode varactor for continuous fine tuning
- **Voltage-to-freq. gain:**

$$K_{VCO} = 2\pi^2 L \times f_{VCO}^3 \times \frac{1}{V_C} \frac{dC}{dV_C}$$
- **Large variation in K_{VCO} :**
 $K_{VCO} = 34\text{MHz/V @}3.2\text{GHz}$
 $K_{VCO} = 66\text{MHz/V @}4\text{GHz}$

Synthesizer Design

- **Loop Gain** = $\frac{I_{CP} \cdot Z(s) \cdot K_{VCO}}{s \cdot N_{div}}$, where $N_{div} = \frac{f_{VCO}}{f_{REF}}$
 - ⇒ I_{CP} is digitally varied as $1/f_{VCO}^2$ for constant loop gain over tuning range.
- **On-chip programmable loop filter, $Z(s)$**
 - ⇒ Program for 50° PM with given f_{REF}
 - ⇒ Optimize loop BW for low integrated PN
 - ⇒ For stability, 3rd pole of $Z(s)$ \gg loop BW.


LO Buffer with AGC



- Inductively-tuned
- $3.2\text{GHz} < \text{LO}_{\text{RF5}} < 4\text{GHz}$
- Desire an LO amplitude $\gg 1V_{\text{diff}}$
- Use AGC to minimize bias current
 $\Rightarrow 3.5\text{mA} < I_{\text{tail}} < 12\text{mA}$
over P.V.T. & freq.


5GHz TX Phase Noise

Center Frequency: 5.32GHz




S-D Modulator Noise Contribution


Center Frequency: $\gg 5.2\text{GHz}$




Transmit EVM @ $P_{out} \gg -4\text{dBm}$



Receiver Sensitivity



Die Photo



- **Process:**
0.18mm CMOS
with 3V I/O
- **Die Size:**
6.6 × 6.7 mm²
- **Analog Area:**
13.5 mm²
- **Packages:**
216-pin BGA
or CSP

Performance Summary

Parameter	2.4GHz Band	5GHz Band
Transmit EVM at 54Mbps	-27.5dB@-3.5dBm	-28dB@-4dBm
Receiver Sensitivity for 6Mbps for 54Mbps	-94dBm -76dBm	-91dBm -73dBm
Receiver Noise Figure	5.0dB	5.5dB
SoC Power Dissipation RX mode TX mode ($P_{out}=-4dBm$)	424mW 380mW	398mW 425mW
RF Transceiver Power RX (excl. ADC) TX ($P_{out}=-4dBm$, excl. DACs)	287mW 272mW	267mW 310mW
Sleep Power Dissipation	< 300mW	
Technology	Standard 0.18mm CMOS w/ 3V I/O	
Die Area (analog area)	44.6 (13.5) sq. mm	

Conclusions

- **Demonstrated a single-chip IEEE 802.11a/b/g SoC suitable for embedded WLAN**
- **Receiver sensitivity of -76dBm and -73dBm at 54Mbps for 2.4GHz and 5GHz, respectively**
- **Fractional-N frequency synthesis allows operation with a range of crystal frequencies**
- **Power management features reduce sleep and standby current**

Acknowledgements

- **Support of the Digital Design, Algorithms, System Test, CAD and IT groups at Atheros Communications.**