

# Future Directions in Mixed-Signal IC Design

---


December 12, 2008

Boris Murmann


[murmann@stanford.edu](mailto:murmann@stanford.edu)




# Growth




Source: European Nanotechnology Roadmap



# Business as Usual?




Source: European Nanotechnology Roadmap




# Murmann Mixed-Signal Group

---











# Research Overview (2)



**Bio-molecule detection**



**Neural signal acquisition**





# Specific Examples


---

- Minimalistic pipeline ADC
  - Using a previously “unknown” amplification mechanism
- Digitally corrected track-and-hold circuit
  - Analog-digital co-design
- Offset-calibrated accelerometer
  - Electro-mechanical co-design
- Analog circuit design using organic thin film transistors
  - Designing analog circuits using “lousy” technology






# Pipeline ADC




# Stage of a Conventional Pipeline ADC




# Inefficiency of Class-A Amplifiers

---



# The World's Most Efficient SC Amplifier (?)




---



[Hu, Dolev & Murmann, VLSI Symposium 2008]




# Settling in Amplify Phase




# Amplification Principle

**Sample**



**Amplify**



$$\text{Incremental Gain} \cong \frac{C_{gs} + C_{gd} + C_{gb}}{C'_{gd}}$$




# Basic Amplifier Modifications

- Add  $C_{gs,ext}$  in parallel to  $C_{gs}$  for gain control


$$G = \frac{C_{gs,ext} + C_{gs} + C_{gd} + C_{gb}}{C'_{gd}}$$

- Add  $I_{bleed}$  during amplify phase


## Sample



## Amplify



# Impact of $I_{\text{bleed}}$ (Simulation)





- Bleed current small, about  $5\mu\text{A}$







# Pseudo-Differential Stage



# Stage Schematic



# Testchip Architecture




- Target 8-9 bits of resolution
- 1-bit per stage
- Reduced radix ( $G=1.7$ ) for offset tolerance
- Digital gain calibration [Karanicolas, 1993]
- 14 stages, no scaling
- Calibrated output encoded to 10 bits



# Prototype ADC

---




- UMC 90-nm CMOS process
- 0.123mm<sup>2</sup> (excluding off-chip reference generators)
- 9.4 bits (685 levels),  $f_s = 50\text{MHz}$





# SNDR vs Input Frequency

- $f_s = 50$  MHz
- At low  $f_{in}$ 
  - SNDR = 49.4 dB
  - ENOB = 7.9 bits
- SNDR degrades by 1.7 dB at high  $f_{in}$




# INL and DNL

---




- 9.4 bit resolution (685 levels),  $f_s = 50$  MHz
- DNL = +0.4/-0.4 LSB
- INL = +1.3/-0.9 LSB



# Power


---

- 1.44 mW at  $f_s = 50$  MHz
  - 0.49 mW amplifiers and biasing
  - 0.95 mW comparators and clocks
- At  $f_s = 50$  MHz, only 9% of power is static




# Comparison and Outlook

---






# Driver Application



- Medical ultrasound
- Want to implement 64+ high speed ADCs on a single chip
- Approach
  - Minimalistic, digitally assisted pipeline ADC
  - Exploit specific signal and system properties!




Ultrasound system block diagram.




# Received Signals Are Highly Correlated

---


Phantom Image of Kidney




Received Signal Traces



# Typical Heterodyne Receiver





# IF Subsampling Receiver



- Need ADC with high linearity at IF input frequencies



# SFDR of Typical CMOS ADC




National ADC14155: 14bit, 155 MS/s,  
1.1 GHz Bandwidth A/D converter



# Achieving High SFDR (1)

- BiCMOS front-end
  - BJTs used as buffer for linear signal tracking and sampling
  - Can achieve SFDR > 90dB up to 4th Nyquist zone at 125MS/s
- \$\$\$



A.M.A. Ali et al. "A 14 bit 125 Ms/s IF/RF Sampling Pipelined A/D Converter," IEEE CICC, Sep. 2005






# Judicious Modeling

- During tracking mode, the track-and-hold can be modeled as an RC circuit with an input dependent resistance

$$V_{in} = V_C + (R_1 + R_2)C \frac{dV_{out}}{dt}$$

$$\left\{ \begin{array}{l} R_1 = R_1(V_{in}) = \frac{1}{\mu_n C_{ox} \frac{w}{l} (V_{gs} - V_{th}(V_{in}, V_{top}))} \\ V_{th}(V_{in}, V_{top}) = V_{th0} + \gamma(\sqrt{\phi_0 + (V_{in}, V_{top})} - \sqrt{\phi_0}) \end{array} \right.$$



↓ *At the sampling instant*



$$V_{in}(k) = V_{out}(k) + \underbrace{(a_0 + a_1 V_{out}(k) + a_2 V_{out}^2(k) + \dots)}_{\text{nonlinearity}} \times \underbrace{\frac{dV_{out}(k)}{dt}}_{\text{memory}}$$

**Nikaeen & Murmann  
CICC 2008**





# Digital Processor Diagram



# Hardware Requirements

---


- The algorithm was implemented in Verilog and synthesized using standard CMOS cells in 90nm

Technology	90-nm CMOS
Clock speed	155 MHz
Latency	33 clock cycles
Number of logic cells	61,339
Area	0.54mm <sup>2</sup>
Power	52 mW
ADC power (ADC14155)	967 mW




# Measured Results

---




# SFDR Comparison

---



# MEMS Accelerometer


---



- Capacitance change  $\sim 10$  fF/g
- Desired resolution  $\sim 10$  mg for airbags and ESP
  - Must resolve capacitance changes of  $\sim 100$  aF
- Problem: Drift in parasitic bondwire capacitance



# Sigma-Delta Interface




M. Lemkin and B. E. Boser, "A three-axis micromachined accelerometer with a CMOS position-sense interface and digital offset-trim electronics," *IEEE J. Solid-State Circuits*, vol. 34, pp. 456-468, April 1999.



# Offset

Offset due to bond wire deformation




- Drifts over time
- Indistinguishable from DC acceleration



# Linear Feedback System with Two Inputs

---




$$y \cong x_1 \cdot \frac{1}{f} + x_2 \cdot \frac{1}{f \cdot a}$$






# Spring Constant Modulation

- The output due to  $C_{off}$  can be modulated to higher frequencies by modulating  $k$


$$V_{Out} \cong F_{mech} \cdot \frac{1}{FB} + C_{off} \cdot \frac{k + \tilde{k}}{FB \cdot \frac{\partial C}{\partial x}}$$





# Spring softening effect

---

No electrostatic force



With electrostatic force  
Larger displacement than expected




- Can be used to modulate spring constant




# Time-Multiplexed Feedback

---

- Phase 1
  - Spring constant modulation
- Phase 2
  - Sigma-delta force-balancing



# Simulated Output Spectrum






DC Acceleration	Offset Capacitance
9.1 m/s <sup>2</sup>	0 fF
9.1 m/s <sup>2</sup>	10 fF
9.1 m/s <sup>2</sup>	50 fF

■ Currently working on IC prototype





# The Future?



# Organic Semiconductors

Pentacene











- Mechanically flexible
- Suitable for solution processing
  - Cheap to cover large areas
  - Make disposable devices



Applied Films



# Organic Transistors



[Klauk]



# Displays (1)


---



**Plastic Logic**



**Sony's 1,000,000:1 contrast ratio  
27-inch OLED HDTV**





# Displays (2)




---

Plastic Logic


Why Flexible  
Displays?




# Sensor Applications



# Jelly Fish Autonomous Node





<http://muri.mse.vt.edu/>




# Organic Circuit Design Challenges

---


- Poor mobility
  - Age degradation
  - Bias stress effects
  - Device-to-device variations
  - Dielectric leakage
- 
- To date, very little work on analog circuits using organic transistors



# Work in Progress: ADC using OTFTs



- Leverage experience from Si-CMOS to create a robust OTFT design



# Summary

---

- Mixed-signal IC design is no longer business as usual
  - Expect less return from pure “scaling” of decade-old circuits
  - Time to become creative
- Many opportunities for innovation fall into the “cracks” between traditional boundaries of analog & digital, circuit & algorithm, mechanical & electrical partitioning
- Trend toward “More than Moore” will likely bring diversification of device technologies
  - MEMS/NEMS, large area device technologies, novel sensor devices, ...



# Sponsors

---

