

The Scalable Communications Core: A Multi-Core Wireless Baseband Prototype

Dr. Anthony (Tony) Chun DSP Architect Wireless Communications Lab Corporate Technology Group Intel Corporation anthony.l.chun@intel.com

IEEE SCV Signal Processing Society, Feb. 9, 2009

Agenda

- Introduction
- Motivation
- Architecture
- Programming
- Test Chip
- Implementation Examples
- Learnings
- Summary



Introduction

- What is the Scalable Communications Core?
 - Flexible baseband
 - Supports multiple communication standards
 - Multi-core DSP
 - Heterogeneous coarse-grained accelerators
 - NoC interconnect
- Contributions
 - Developed area and energy-efficient architecture
 - Developed programming technology
 - Taped out first test chip
 - Validated WiFi and WiMAX
 - Mapped components of Bluetooth, DVB-H and GPS



Why is this work interesting?

- Intersection of several disciplines
 - -Communications
 - -Signal Processing
 - -Algorithms
 - -Architecture
 - -On chip interconnect
 - -Programming tools




Agenda

- Introduction
- Motivation
- Architecture
- Programming
- Test Chip
- Implementation Examples
- Learnings
- Summary



Motivation: Too Many Radios in Future Platforms





Agenda

- Introduction
- Motivation
- <u>Architecture</u>
- Programming
- Test Chip
- Implementation Examples
- Learnings
- Summary




SCC Architecture Overview

- Heterogeneous coarse-grained Processing Elements
 - Each is programmable within its domain
 - Support for multiple threads within PEs
 - Stream processing
 - Distributed memory
- Network-on-Chip (NoC) interconnect
 - Packet-based
 - Direct connection to nearest neighbors
 - Stringent latency requirements
- Data-driven distributed control
 - Control embedded within packet header
 - Microcontroller is used only for low rate configuration



- Flexible architecture trades three vectors
- <u>ASIC: low flexibility, low</u> power, small area
- Digital Signal Processor (DSP): high flexibility, high power, medium area
- FPGA: high flexibility, high power, large area
- SCC: medium flexibility, medium power, small area


For multiple basebands





- Flexible architecture trades three vectors
- ASIC: low flexibility, low power, small area
- <u>Digital Signal Processor</u> (DSP): high flexibility, high power, medium area
- FPGA: high flexibility, high power, large area
- SCC: medium flexibility, medium power, small area


For multiple basebands





- Flexible architecture trades three vectors
- ASIC: low flexibility, low power, small area
- Digital Signal Processor (DSP): high flexibility, high power, medium area
- <u>FPGA: high flexibility, high</u> <u>power, large area</u>
- SCC: medium flexibility, medium power, small area


For multiple basebands





- Flexible architecture trades three vectors
- ASIC: low flexibility, low power, small area
- Digital Signal Processor (DSP): high flexibility, high power, medium area
- FPGA: high flexibility, high power, large area
- <u>SCC: medium flexibility,</u> medium power, small area


For multiple basebands





- Flexible architecture trades three vectors
- ASIC: low flexibility, low power, small area
- Digital Signal Processor (DSP): high flexibility, high power, medium area
- FPGA: high flexibility, high power, large area
- SCC: medium flexibility, medium power, small area
- ✓ <u>SCC solution offers best</u> <u>combination of energy</u> <u>efficiency</u>, area efficiency and flexibility

For multiple basebands





Observation: Many Commonalities Between Wireless Standards

| Algorithm | WiFi | WiMax | 3G | DVB-T | UWB | 60GHz |
|----------------------|--------------|--------------|--------------|--------------|--------------|--------------|
| FIR / IIR | \checkmark | \checkmark | \checkmark | \checkmark | \checkmark | \checkmark |
| Correlation | \checkmark | \checkmark | \checkmark | \checkmark | \checkmark | \checkmark |
| Spreading | | | \checkmark | | | |
| FFT | \checkmark | \checkmark | | \checkmark | \checkmark | \checkmark |
| Channel Estimation | \checkmark | \checkmark | \checkmark | \checkmark | \checkmark | \checkmark |
| QAM Mapping | \checkmark | \checkmark | \checkmark | \checkmark | \checkmark | \checkmark |
| Interleaving | \checkmark | \checkmark | \checkmark | \checkmark | \checkmark | \checkmark |
| Convolutional Coding | \checkmark | \checkmark | \checkmark | \checkmark | \checkmark | \checkmark |
| Turbo Coding | | \checkmark | \checkmark | | | |
| Reed-Solomon Coding | | \checkmark | | \checkmark | \checkmark | \checkmark |
| Randomization | \checkmark | \checkmark | \checkmark | | \checkmark | \checkmark |
| CRC | \checkmark | \checkmark | \checkmark | | \checkmark | \checkmark |

Wireless standards share many of the same DSP algorithms




Architecture Considerations

- Large superset of protocols, but only a few are active concurrently
- Complex control procedures with strict timing requirements
- Pipelined data flow through protocol stack
- Must support variable data block sizes
- Must be able to constrain timing jitter and latency



Solution: Heterogeneous Processors on a 3-ary 2-cube NoC




- Heterogeneous Processing Elements
 - Digital Front End (DFE)
 - Data-Stream Processing Engine (DPE)
 - Interleaving (ILV)
 - High-Speed Viterbi (HSV)
 - Low Power Viterbi (LPV)
 - Turbo-Decoder (TD)
 - Convolutional Coder (CC)
 - Reed-Solomon Decode(RSD)
 - Reed-Solomon Encode(RSE)
- 3-ary 2-cube NoC Data Plane
- 32-bit ARC[™] RISC Processor
- 32-bit OCP[™] Control Plane
- PLME Mailboxes



Solution: Scalable Communications Core

A Baseband Processor for WiFi, WiMAX, and DVB Multi-radio




- Heterogeneous Processing Elements
 - Digital Front End (DFE)
 - Data-Stream Processing Engine (DPE)
 - Interleaving (ILV)
 - High-Speed Viterbi (HSV)
 - Low Power Viterbi (LPV)
 - Turbo-Decoder (TD)
 - Convolutional Coder (CC)
 - Reed-Solomon Decoder (RSD)
 - Reed-Solomon Encoder (RSE)
- 3-ary 2-cube NoC Data Plane
- 32-bit OCP[™] Control Plane
- PLME Mailboxes
- 32-bit ARC[™] RISC Processor

Heterogeneous Processing Elements on 3-ary 2-cube NoC




Data Stream Processing Element

- 16-bit microcontroller (StackCore)
 - Configuration
 - □ Micro/Macro-sequencing
 - Scalar arithmetic
 - Programmed using C or assembly
- Complex DSP machine (EngineCore)
 - Highly reconfigurable data path
 - Crossbar connections
 - Complex mult, add, sub, shift, round, sat, trunc, conj.
 - Split VLIW microcode -
 - Long Configuration Words
 - Long Address Words
 - Address Generators
 - Stream programming model







to mesh




Opportunity: Radio Composition using Shared Resources


- <u>Smaller</u> reduce redundancy by sharing resources
- <u>More Energy Efficient</u> reduced redundancy equates to lower leakage
- <u>Scalable</u> can easily add new processing elements to cover emerging standards
- <u>Wider Roaming</u> can compose radios on-the-fly based on signals detected in the air
- <u>Improved Coexistence</u> wider array of future interference mitigation and coordination options
- <u>Potential Time to Market Reduction</u> future drag and drop methodology for building a multi-radio baseband processor using well characterized processing elements on a flexible and scalable interconnect




Dataflow & Resource Sharing: WiFi vs. Mobile WiMax TX Case




Dataflow & Resource Sharing: Fixed WiMAX vs. DVB RX Case





Shared memory not practical – distributed memory required for bandwidth.






NoC Issues

- <u>Latency</u> caused by multiple streams contending for a shared interconnect
- <u>Jitter</u> caused by time division multiplexing with variations in workload




Using Fragmentation to Constrain Latency


Excessive Latency Imposed on Stream #1 by Stream #2



Using Time Division Multiplexing to Share Interconnect Segments




Using Timestamps to Constrain Jitter





Data Driven Processing: Using a System of Tags to form Linked Lists






NoC Performance Requirements

Worst Case NoC Throughput: (RX coded soft-bits @8 bits/soft-bit) Worst Case NoC Latency: (802.11n SIFS timing budget)

| Protocol | Throughput (Mbps) | Budget | Latency (µs) |
|----------------------------|----------------------|-------------------------|-----------------|
| 802.11n | 1248 | 802.11n SIFS | 16.0 |
| | | MAC Budget | 6.0 |
| 802.16e | 336 | PHY Budget | 10.0 |
| DVB | 314 | PE Budget | 5.8 |
| | | NoC Budget | 4.2 |
| per channel (aggregate) | 1898 | per channel (7 hops) | 0.6 |




Dimension Order Minimal Routing Satisfies Throughput Requirement





Latency is Constrained by Packet Size Not by Choice of Routing Algorithm





Agenda

- Introduction
- Motivation
- Architecture
- Programming
- Test Chip
- Implementation Examples
- Learnings
- Summary



Programming Technology Challenges

- Vision: program the architecture as if it was a single DSP
 - -We are not there yet
- Programming of heterogeneous accelerators
 - Degree of programmability varies i.e. DPE is more programmable than Viterbi decoder
 - -Compilers for DPE and ILVPE
 - -Other PEs are configured via registers
- Parallel programming model is in progress




Programming SCC

- Map algorithms
- Code algorithms
- Build
- Debug
- Simulate
- Profile

Mapping of 802.11n Rx


PPL (Parallel Programming Language) describes protocol mapping




Programming SCC

- <u>Map algorithms</u>
- Code algorithms
- Build
- Debug
- Simulate
- Profile


PPL (Parallel Programming Language) describes protocol mapping






- <u>Map algorithms</u>
- Code algorithms
- Build
- Debug
- Simulate
- Profile


PPL (Parallel Programming Language) describes protocol mapping






- <u>Map algorithms</u>
- Code algorithms
- Build
- Debug
- Simulate
- Profile


PPL (Parallel Programming Language) describes protocol mapping






- <u>Map algorithms</u>
- Code algorithms
- Build
- Debug
- Simulate
- Profile


PPL (Parallel Programming Language) describes protocol mapping





- <u>Map algorithms</u>
- Code algorithms
- Build
- Debug
- Simulate
- Profile

PPL (Parallel Programming Language) describes protocol mapping




AFE

Frequenc

AFE


Frequenc


<u>Map algorithms</u>



- <u>Map algorithms</u>
- Code algorithms
- Build
- Debug
- Simulate
- Profile


PPL (Parallel Programming Language) describes protocol mapping






- <u>Map algorithms</u>
- Code algorithms
- Build
- Debug
- Simulate
- Profile

PPL (Parallel Programming Language) describes protocol mapping Algorithms mapped to PEs




Algorithms mapped to PEs



- Map algorithms
- <u>Code algorithms</u>
- Build
- Debug
- Simulate
- Profile






DPE configuration for 64 pt radix-4 FFT




- Map algorithms
- <u>Code algorithms</u>
- Build
- Debug
- Simulate
- Profile



DPE Example: FFT




- Map algorithms
- <u>Code algorithms</u>
- Build
- Debug
- Simulate
- Profile








- Map algorithms
- <u>Code algorithms</u>
- Build
- Debug
- Simulate
- Profile







- Map algorithms
- <u>Code algorithms</u>
- Build
- Debug
- Simulate
- Profile







- Map algorithms
- Code algorithms
- Build
- Debug
- Simulate
- Profile

| le <u>E</u> dit <u>N</u> avigate Se <u>a</u> rch <u>F</u> | un <u>P</u> roject <u>W</u> indow <u>H</u> elp | | |
|---|---|----------|--|
| | え「ひひょりぇ」宮嶺▲「常静事 | 1 | E EC/C++ I Plug-in De |
| ₫ C/C++ ¤ "1 □ □ | nakefile | | E Outline 🛛 👘 |
| ⊖ ⊖ & E ₹ 7 : E 802-11n | <pre>ilow[FFT_SYMBOL_SIZE+GI_LEN] gi_flow(in[FFT_SYMBOL_SIZE])</pre> | <u>^</u> | "t _a l ^a 2" """ "maps.dpl" |
| | <pre>// insert guard vector gi[FFT_SYMBOL_SIZE+GI_LEN]; selector[iter : FFT_SYMBOL_SIZE+GI_LEN] sel_gi_in [1] = {{ (iter + selector[iter : FFT_SYMBOL_SIZE+GI_LEN] sel_gi_out[1] = {{ iter } gi[sel_gi_out] = equal(in[sel_gi_in]);</pre> | | Protocol.dpl" # CS_LEN # GI_LEN # WND_SIZE ŵ input0 output0 wiput1 output1 |
| demod.dpl demod | <pre>// windowing vector wnd[FFT_SYMBOL_SIZE+GI_LEN]; vector window_const[WND_SIZE] = {</pre> | | |
| Make Targ ☆ ♥ □ | <pre>Ox10000000, // 0.0000 + 1 = 0.0000, 0x1B330000 // 0.8500 + I * 0.0000, }; selector[iter : FFT_SYMBOL_SIZE+GI_LEN - WND_SIZE*2] sel_eq [1] = wnd[sel_eq] = equal(gi[sel_eq]);</pre> | {(| |
| build all build program graphs build scenario graph build scenario graph build vectors cean | <pre>selector[iter : WND_SIZE*2] sel_wnd [1] = {{ iter < WND_SIZE ? it selector[iter : WND_SIZE*2] sel_wnd_const [1] = {{ iter < WND_SIZ wnd[sel_wnd] = gi_cfg(gi[sel_wnd], window_const[sel_wnd_const]);</pre> | | S coeffSelector S wdataSelector S digReverseSelector S dataSelector1 S dataSelector2 |
| debug program debug scenario | result wnd; | | S dataSelector3 ⊡ Ø cs_flow ⊙ out |
| | <pre>program protocol_tx_stream0() vector ifft_result[FFT_SYMBOL_SIZE] = ifft64_flow(input0); output0 = gi_flow(ifft_result);</pre> | | ● sel_in ● sel_out ● Ø gi_flow ● Ø gi ● S sel_gi_in ● S sel_gi_out |
| | \$ | > | -⊗ wnd |
| Pro | Ilems Properties Search Console 🖉 Progress 🕱 | | × ⊂ |



- Map algorithms
- Code algorithms
- <u>Build</u>
- Debug
- Simulate
- Profile

| DPL - fft16.dpl - Eclipse Platfo | Control . | | | | | | _ | . 🗆 🔀 |
|--|---|--|---|---|---|---|---|-------------------|
| File Edit Navigate Search Project | | | dia the the | | | | 4 | ha i |
| [1 ▼ 🛛 🙆 🗋 🕸 ▼ 0 ▼ 🌯 | | 2 an an an a | | | | | | 🌣 Debug |
| DPL Projects ℜ Navigator □ i legacy protocol protocol11n f Binaries i Includes protocol11n/Common i DiRelease protocol11n/Common i DiRelease k RX i RX i X. ht.dpl i x.ht.dpl i x.ht.dpl i x.ht.dpl j x.ht.dpl j protocol11n2 protocol11n2 protocetst i A fit16.dexe - [x86le] i DiRelease j fit16.dpl j in.dv j out.dv j out.dv | <pre>fft16.dpl \(\begin{aligned}</pre> | <pre> out.dv DFT4 (dx a3} = cc b3} = { = {</pre> | <pre> rx_id.dpi rx_i4], rx[4], rx[4], onj(dx, rx) add(a0, a2 add(b0, b1 add(b0, b1 add(b0, b1 add(c), a2 add(b0, b1 add(b1, b1 add(b1 add(b1, b1 add(b1, b1</pre> | <pre>!), ac), as [Vect ![Vect 1 + 1] :* 0, 38268 .7071 .9238</pre> | s (b2, corSi: corSi: [* 0 . 1 + 33, 0 L07, : 38, -1 | # VectorSize # IterCount Ø in Ø out Ø colDataM Ø rowDataM Ø equal4 Ø DFT4 Ø DFT4 Ø ata1 Ø data1 Ø coeffs S coeffs S coeffs S coeffs S dataSe Ø dataSe S dataSe Ø fowCopy S s | ap data2 0 1 elector Selector verseSele elector1 elector2 | v v □ ⊂ exe |
| → ScenarioDriver → ScenarioGnu11n | Invoking: Dpl Comp c:/CVSROOT/fccdpl/ -I/Common -oTX/ Finished building: | target/de | l.dpl | xe 🔍 | | _legacy_stream0 _legacy_stream1 _legacy | | 2 2 2 |
| | Writa | able Ir | nsert 31 | :2 | | | | |




- Map algorithms
- Code algorithms
- Build
- <u>Debug</u>
- Simulate
- Profile

| Lili Eli Di je lili Nulli Mulli Mulli< | File File | | Serialization | | | | | | | | | | | | | | | | |
|---|--------------|----------------|------------------|-----------|----------|-----------|---------------|---|----|--------|------|---------|--------|----|-------|------|------|------|---|
| Address Muli3 Muli2 Muli1 Muli0 w3 w2 Image: Construction of the second of t | | | | | | | | | _ | _ | | | | | | | | | |
| 0003 dn3 conjim dm2 conjim dm1 conjim dm0 conjidm bs3 bs2 0004 dm3 conjim dm2 conjim dm1 conjim dm0 conjidm bs3 bs2 0005 dm3 conjim dm2 conjim dm1 conjim dm0 conjidm bs3 bs2 0006 dm3 conjim dm2 conjim dm1 conjim dm0 conjidm bs3 bs2 0006 dm3 z07 m3 dm2 207 m2 dm1 0 dm1 dm0 0 dm1 dm3 dm2 tm3 cm2 tm3 dm2 conjim dm3 conjim | CFG | | 1 | 1 | 1 | 1 | | | | | | Unit | | | | | | | |
| 0004 dm3 muli m dm2 muli m dm1 muli m dm0 mul m bs3 bs2 0005 dm3 conji m dm2 conji m dm1 conji m dm0 conji dm bs3 bs2 tq0_ptr 08 tq0_ptr 01 tq0_ptr 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 <t< th=""><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>4</th><th></th><th></th><th></th><th></th><th></th><th>le</th><th></th><th></th><th></th><th></th></t<> | | | | | | | | | 4 | | | | | | le | | | | |
| 0005 dm3 comim dm2 comim dm1 comim dm1 comim dm0 comi dm bs3 bs2 0006 m3 207 m3 m2 207 m2 m1 207 m1 m0 207 dm1 bs3 bs2 tq1_pt 00 0007 dm3 0 m3 dm2 0 m2 dm1 0 m1 dm0 0 dm1 dm3 dm2 mux_protocol 0 Address LL RA COP OPERAND in_swap3 in_swap2 m dm1 0 0 0 0000 0000 dm3 dm2 0< | 0 | | | | | · · · | | | - | | | | | | | | | | |
| 0006 m3 207 m2 m1 207 m2 m1 207 m1 m0 207 m2 m0 10 m0 207 m2 m0 10 m0 207 m2 m0 10 m0 207 m1 m0 207 | | | | | | | | | | | | | | | 2 | | | | |
| 0007 dm2 0 m3 dm3 | | | | | | | | | | | | | | | | | | | |
| AGU Memory AGU Memory Address LL RA COP DPERAND in_swap3 in_swap2 | _ | | | | | | | | | | | | | | | | | | |
| Image: contrast of the second seco | 0 | | | dm2 0 rm2 | dm1 Urm1 | dmU U dm1 | dm3 | | - | mux | _pro | :ocol | _ | U | _ | _ | _ | | |
| AGU Memory Address LL RA COP OPERAND in_swap3 in_swap2 in_swap2 in_swap3 in_swap2 in_swap2 in_swap3 in_swap2 in_swap3 in_swap2 in_swap3 in_swap2 in_swap2 in_swap3 in_swap2 in_swap2 in_swap3 in_swap2 in_swap2 in_swap3 in_swap2 in_swap3 in_swap2 in_swap3 in_swap3 in_swap2 in_swap2 in_swap3 in_swap2 in_swap3 in_swap3 in_swap2 in_swap3 | • | | | | | | | | | | _ | | | | | | | | |
| 0410 0 0 000 dm3 dm2 041E 0 0 0 000 dm3 dm2 041F 0 0 0 000 dm3 dm2 041F 0 | AGI | J Memory | | | | | | | | | ex | st rp | gp | mp | dprst | time | agu | cfg | J |
| 0410 0 0 000 dm3 dm2 0 <td< td=""><td></td><td>Address</td><td>LL</td><td>RA</td><td>COP</td><td>OPERAND</td><td>in swap3</td><td>in swap2</td><td></td><td>iue</td><td></td><td>0 1</td><td>0</td><td>0</td><td>0</td><td></td><td></td><td></td><td></td></td<> | | Address | LL | RA | COP | OPERAND | in swap3 | in swap2 | | iue | | 0 1 | 0 | 0 | 0 | | | | |
| 041F 0 | | 041D | 0 | 0 | 0 | 000 | | | | ÷. | | 0 0 | 0 | 0 | 0 | | | 03 | |
| 041F 0 <td></td> <td>041E</td> <td>-</td> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Tas</td> <td></td> <td></td> <td>-</td> <td>-</td> <td>0</td> <td></td> <td></td> <td></td> <td></td> | | 041E | - | - | | | | | | Tas | | | - | - | 0 | | | | |
| 0420 0 0 0 0000 dm3 dm2 dm3 dm2 0421 0 0 0 0000 dm3 dm0 dm0 dm0 | | 041F | 0 | 0 | 0 | 000 | | | | - | - | | - | - | - | | | | |
| 0 | | 0420 | 0 | 0 | 0 | 000 | dm3 | dm2 | | ene | | | | | - | | | | |
| 0 | | 0421 | 0 | 0 | 0 | 000 | dm0 | dm0 | | 0 0 | | | - | - | - | | | | |
| ▲ Inchitecture Watches & Vectors dataMem in_swap X1 Mull0 X2 Alu0 Cmultiple objects> dataMem in_swap X1 Mull0 X2 Alu0 Cmultiple objects> Mull2 Alu2 Alu0 Int FFFA7A00069840 Int O000 03600550 F5D0FA00 Mull2 Alu2 Alu0.int FFFA7A000069840 Int O001 0600FE60 04D0F900 Mull3 Alu3 Alu0.au 000000000000000000000000000000000000 | • | 0422 | 0 | 0 | 0 | 000 | dm3 | dm2 | -1 | × | | | - | - | - | | | | |
| Architecture Watches & Vectors dataMem coMem coMem dataMem in_swap X1 Mull0 X2 Alu0 cmultiple objects> Addr Bank1 coMem ou_swap Mull1 Alu1 Name Value 0000 03600550 F5D0FA00 Mull2 Alu2 Alu0.in1 FFFA77A000069840 0001 0600FE60 04D0F900 Mull3 Alu3 Alu0.au 000000000000000 0002 04E00720 05F001C0 Bs0 Alu4 Alu1.in1 FFFF477A000069840 0003 F5E00620 0350FAD0 Bs1 Alu5 Alu5 Alu5 Alu1.in2 00008000000000 0005 04400480 F8E0FDC Bs3 Alu7 Mul6 FD900C00, 0350FAD0 0007 08700E0 FEE00730, 0070 | 41 | 0400 | | - | | 000 | 1.0 | | ۲ | Ĕ | - | 0 0 | 0 | 0 | 0 | 000 | 0000 | 00 | |
| dataMem in_swap X1 Mull0 X2 Alu0 <multiple objects=""> <multiple objects=""> coMem ou_swap Mull1 Alu1 Name Value Mull2 Alu2 Alu3 Alu2 Alu3 Alu2 Alu3 Alu2 Alu3 Alu3</multiple></multiple> | <u> </u> | . 1 | | - | | | | <u></u> | | | | | | | | | | | 1 |
| CoMem ou_swap Mull1 Alu1 Name Value Add Bank1 Bank1 Mull2 Alu2 | Arch | nitecture W. | atches & Vectors | | | | | | | dat | aMe | n co | Mem | | | | | | |
| coMem ou_swap Mull1 Alu1 Name Value 0000 03600550 F5D0FA00 Mull2 Alu2 Alu2 Alu2 Alu2 Alu2 0001 0600FE60 0400F900 Mull3 Alu3 Alu3 Alu3 00000000000000 0002 04E00720 05F001C0 Bs0 Alu4 Alu1.in1 FFF47A000069840 4 0004 F5E00620 0305FAD0 Bs1 Alu5 Alu5 Alu1.in2 000000000000000000000000000000000000 | dal | aMem in | _swap X | l MullO | X2 | Alu0 🗸 | multiple obj | ects> | | 4 | 0 | | I D as | | | P an | L1 | _ | ī |
| Mull2 Alu2 Alu2.in1 FFFA264000028860 Alu0.in2 0001 0600FE60 04D0F900 Mull3 Alu3 Alu0.in1 FFFA77A000069840 Alu0.in2 0001 0600FE60 04D0F900 Bs0 Alu4 Alu1.in1 FFF43A000000000000 0003 F5E00620 0350FAD0 Bs1 Alu5 Alu5 Alu1.in2 00046890FFFD6A50 0005 04400480 F8E0FDC Bs2 Alu6 000000000000000000000000000000000000 | cc | Mem ou | swap | Mull1 | | Alu1 | Name Value | э | | | | | Dai | | | | | A 00 | 1 |
| Muli2 Alu2 Alu0.in2 FFFA77A000069840 0002 04E00720 05F001C0 Muli3 Alu3 Alu0.in2 000000000000000 0000 0003 F5E00620 0350FAD0 Bs0 Alu4 Alu1.in1 FFF43A000000D780 0005 04400480 F8E0FDC Bs1 Alu5 Alu5 Alu6 000000000000000000000000000000000000 | | | | | - | A | lu0.in1 FFFA | 26400002886 | 0 | - | | | | | | | | | |
| Muli3 Alu3 Alu0.ou 000000000000000000000000000000000000 | | | | Muliz | _ | | llu0.in2 FFFA | 77A000069B4 | 0 | ш) | | | | | | | | | |
| Bs0 Alu4 Alu1.in1 FFF43A000000D780 P | | | | Mull3 | | Alu3 🏼 | du0.ou 0000 | 0000000000000000 | | _ | _ | | | | | | | | |
| Bs1 Alu5 Alu1.in2 00008690FFFD6A50 0005 04400480 F8E0FDC Bs2 Alu6 000000000000000000000000000000000000 | | | | BsO | | Alu4 A | | | | 9 | 0 | | | | | | | | |
| Alua Alua 000000000000000000000000000000000000 | | | | P.1 | - | ALLE | | | | | | 0005 | | | | | | | |
| Bs2 Alu6 0007 087000E0 FEE00790 Bs3 Alu7 | | | | | _ | A | du1.ou 0000 | 000000000000000000000000000000000000000 | 0 | 2 | m | 0006 | | | | | | | |
| Bs3 Alu7 | | | | Bs2 | | Alu6 | | | | | | 0007 | | | | | | | |
| | | | | Bs3 | | Alu7 | | | | _ | _ | | | | | | | | ļ |



- Map algorithms
- Code algorithms
- Build
- Debug
- <u>Simulate</u>
- Profile






Agenda

- Introduction
- Motivation
- Architecture
- Programming
- <u>Test Chip</u>
- Implementation Examples
- Learnings
- Summary



Onega Test Chip


- 65nm process
- Taped out in Dec 2007
- Subset of PEs included







5.77 mm





Silicon Results

- Process technology: 65nm
- Silicon area (excl. pads): 20.75mm²
- Program memory-DPE1, DPE2 and microcontroller: 96+96+32=224kbytes
- Data memory-DPE1, DPE2 and microcontroller: 16+256+8=280kbytes
- Logic gate count: 1.36M
- Supply Voltage: 1.1V Core, 3.3V I/O
- Package: WB-PBGA 31x31 mm
- Signal I/O Count: 332
- Measured Clock frequency: 233MHz
- Paper summarizing power measurements has been submitted to *ISVLSI* 2009



Areas of Processing Elements

| Label | Classification | Area mm ² |
|-------|---------------------------------|-------------------------|
| DFE | AGC, resample, filter, detect | 3.600 |
| DPE1 | 64-point FFT/IFFT, chn eq, QAM | 2.13 |
| DPE2 | 8k-point FFT/IFFT, chn eq, QAM | 4.69 |
| ILV | puncture, interleave, multiplex | 1.57 |
| LPV | Low power Viterbi decoding | 0.21 |
| RSD | RS decoding | 0.26 |
| RSE | RS encoding | 0.09 |
| CCPE | CRC, randomization, coding | 0.21 |
| NoC | Interconnect | 0.091 |
| ARC | Configuration and control | 0.73 |



Agenda

- Introduction
- Motivation
- Architecture
- Programming
- Test Chip
- Implementation Examples
- Learnings
- Summary




Protocol Implementations (to date)


- •802.11a/n
 - subset of MCSs (limited by Viterbi decoder rate of 54 Mbps) tested on Onega silicon
 - –16 µs SIFS requirement met
- 802.16e: range of modes validated on Onega silicon
- DVB-H: Rx on RTL simulator
- Bluetooth: modulation and demodulation on DPE simulator
- GPS: code acquisition and tracking on DPE simulator



802.11a High Rate Inter-Symbol Control




802.11a Low Rate Inter-Frame Control



GFSK modulator / demodulator


Modulator (Transmitter)

Choose Tx sampling rate as 8 Ms/s.



Demodulator (Received Choose Rx sampling rat 20


Demodulator operates at 200 kbps (goal is 1 Mbps)





GPS Code Acquisition

loop over all satellites (different Gold codes)



Agenda

- Introduction
- Motivation
- Architecture
- Programming
- Test Chip
- Implementation Examples
- Learnings
- Summary



Learnings

- Heterogeneous coarse-grained PE NoC architecture validated as real-time wireless baseband
- Area and power competitive with fixed solutions
- Stream programming model and tools developed
- General parallel programming tool for entire set of PEs remains a goal



Agenda

- Introduction
- Motivation
- Architecture
- Programming
- Test Chip
- Implementation Examples
- Learnings
- <u>Summary</u>



Summary

- We have demonstrated a flexible radio baseband
- Taped out test chip, programmed it, validated and measured power
- Next steps
 - -Implement additional protocols
 - -Improvements to the architecture
 - -Can our learnings be applied to other signal processing applications?



Acknowledgements

Aliaksei Chapyzhenka, Anton Bobkov, Vladimir Pudovkin, Veronica Mikheeva, Alexey Kostyakov, Tatiana Stounina, Victoria Slavinskaya, Mariano Aguirre, Jorge Carballido, Arturo Veloz, David Arditti, Brando Perez Esparza, Victor Rivera Alvarez, Carlos Ornelas, Luis Cuellar, and Edgar Borrayo Sandoval, Jeffrey Hoffman, Thomas Tetzlaff, Frank Carroll, Kyle McCanta, Jenny Chang, Jane Lin, Kapil Gulati, David Bormann, Denise Souza, Kirk Skeba, Ernest Tsui, Inching Chen





