




COST EFFECTIVE PCB DESIGN

Some Methods for Minimizing Printed Circuit Board Electromagnetic Noise



Things Which Cause PCB Cost Explosion

- B. O. M. Worship (Bill Of Materials)
 - Cheap Parts…penny wise => dollar foolish
- Multiple PCB Spins
 - Board doesn't work (excessive pressure on CAD layout)
 - Creeping Features (who let marketing into the lab?)
 - Board doesn't pass EMC (the core of this discussion)
- Anything Relating to Software
 - I'm a hardware guy; so I blame everything on software



Ott, Henry W., Noise Reduction Techniques In Electronic Systems, John Wiley & Sons, NY



I Know, I'm Preaching To The Choir







In New Technology Designs...

• The management view of things:

There is a growing gap between "it should work", and, "it does work...reliably". This has led to growing support for Signal Integrity and circuit simulation tools. But focus is really just on getting the design to work.

• But the reality is:

 There is a frightening <u>gulf</u> between "it does work", and, "it does adequately pass EMC". EM modeling tools provide needed economical closure of this gulf.



Two Main EM Modeling Camps

• FDTD Finite Difference Time Domain

The field structure of a model is solved for a unique time. Then the process is repeated for a large number of successive slices of time. **This is a time domain approach.**

• FEM Finite Element Method

The model is broken up into tiny elements. The field structure of each element is solved for a unique frequency. The process is repeated for each element of the model. Refinement of the elements then offers increased precision in selected parts of the model. This is a frequency domain approach




A Simple 2D FEM Example


A 5 mil wide trace positioned 10 mils from the return plane/s

This simple comparison simulation was done at 200 MHz using Ansoft 2D Software (http://www.ansoft.com).

Stripline.....Really Good!




Microstrip.....Really Bad!





Microstrip Coupling

Notice the dramatic difference in trace to return plane coupling when going from 5 mil thick FR4 to 20 mil thick FR4. The trace is 5 mils wide.




Created with Ansoft 2D Software



Let Us Now Use This Information

This conventional symmetric four layer stack is notable in that it avoids any emc benefit in all catagories. It does nothing well.





A Branch Of The Decision Tree

Modify The PCB Design To Either:

Move the power and ground planes closer together to enhance the interplane capacitance and contribution to circuit bypass capacitance.


• Or:

Move the power and ground planes apart to enhance traceto-return plane coupling. This can significantly reduce emissions and crosstalk at zero or negligible cost.

Decide First Which You Most Need



The Usual Better Choice For Small PCB's






But If You Choose This Arrangement

- Emphasize Your Bypass Capacitor Strategy
 - On large / fast chips use an array of bycap values for each power pin. Remember, caps are cheap.
 - For selected parts, include a filter to isolate the simultaneous switching transient from the planes.
 - ALWAYS devote time and effort to minimizing the total loop inductance of each bypass capacitor net.


Examples Of Low Inductance Bycap Nets

The bypass capacitor copper connections are lighter green



A Suggested Thermal Adjustment

This 2 GHz simulation shows that the conventional four legged thermal relief pattern should be replaced by a single wide thermal leg directly under the signal trace. This simulation is slightly contrived with the trace isolated from the ground via.






Another Topic

- Know The Expected Energy On Each Net
 - You mean you don't know the edge times of each part?
 No problem.....just look it up in the spec.....right.
 - Since you don't know the fastest edge times of the parts you plan to use, measure them; then allow for the edge time reduction which will certainly occur from chip die shrink over time.
 - Establish a net hierarchy which groups nets according to their expected spectral energy (ie clocks at the highest level and quasistatic signals at the lowest level).
 - Plan to route the highest energy nets without layer changes and with careful attention to the assuring tightly coupled return paths.



Route Direction Change

This model depicts a common problem faced by CAD layout folks when a orthogonal change in route direction is desired. In a four layer PCB, for example, one simply vias down to the solder side. This picture shows a symmetric stack for a typical 62 mil PCB.






Ground & Power Plane Current At 100 MHz

Component side trace over the ground plane

Power plane current distribution




When the trace transitions through the planes at the via, coupling is retained to the adjacent ground plane but seriously lost to the power plane. Skin effect exacerbates this problem because the bottom face of the power plane is even further uncoupled.



Ground & Power Plane Current At 1 GHz

Component side trace over the ground plane

Power plane current distribution







Ground & Power Plane Current At 10 GHz

Component side trace over the ground plane

Power plane current distribution






Notice the significant scattering from the via to the power plane when the signal uncouples.



Closeup Of The Trace To Via Connection



These closeups of the 8 layer PCB structure show the trace on layer 3 with ground power pair on layers 4 and 5 respectively. Note the very tight coupling between the trace and ground at higher frequency.

Some Of The Things To Do

- Create the net hierarchy of signal energy before the CAD layout begins
- Use EM simulation tools, if possible, to find problems in the layout
- Organize the component topology to minimize microstrip route lengths
- In multilayer PCB's route the high energy traces in stripline
- Put as much effort into designing the signal return paths, as the net traces
- Route the high energy nets first, without mid-net layer changes
- Insure unbroken return plane paths for the high energy traces
- Place the bypass capacitor arrays first to minimize their route inductance
- Let the CAD person have time to create fills in the bycap nets
- Use largest possible drill size for all power /ground connections
- Use smallest possible drill size for signal connections
- Specify 2 oz. Copper for the power distribution and return planes and stack them REAL close together



In Conclusion

There is a high analogy between getting ready for final exams in college and getting ready for a final EMC test.

"If you don't want to take the test againdo the homework"

Thank You