THE LOG PERIODIC

www.scvemc.org Santa Clara Valley Chapter of IEEE Electromagnetic Compatibility Society

IEEE SCV EMC Society Meeting: Tuesday, September 13, 2011

Time: Social 5:30 p.m. Presentation 6:30 p.m.

Place: Applied Materials Bowers Cafeteria 3090 Bowers Ave., Santa Clara, CA 95051-0804

Subject: Designing PCB Stackups to Balance Signal Integrity vs. Manufacturability

Speaker: Lee W. Ritchey, President of Speeding Edge

With the ever increasing speeds of logic and RF systems, the demands placed on PCBs have made it necessary to consider more than impedance when designing the stackup used to for PCB manufacturing.

Traditionally, the electronics industry has placed the burden for designing the PCB stackup on the front end engineering personnel at PCB fabricators. While this is convenient for design engineers it places responsibility for several key electrical performance decisions on the fabricator's engineers which they are not equipped to handle. Among those performance decisions are crosstalk rules, impedance targets, interplane capacitance needs and types of weaves that will minimize differential skew between members of a the very high speed differential pairs used in protocols such as PCI Express, XAUI, Double XAUI and other data links that operate at multiple gigabit per second rates.

This session is intended to cover all of the aspects of PCB stackup design from materials choices to arrangement of signal layers and power planes to take the most advantage of the fabrication process. It is taught by an engineer who has been designing PCB stackups for the workstation and super computer marketplace since these products began to be designed and is currently designing stackups for a wide range of products including terabit routers and other products employing signaling protocols to as high as 20 Gb/S. The author has worked with PCB fabricators from the inception of multilayer PCB manufacture and currently works with both fabricators and laminate suppliers to achieve the highest performance from the overall process at the least cost.

Founder and president of Speeding Edge, Lee Ritchey is considered to be one of the industry's premier authorities on high-speed PCB and system design. He conducts on-site private training courses for high technology companies and also has taught courses for UC Berkeley's extension program as well as industry trade-show technical conferences. In addition, he provides consulting services to top manufacturers of Internet and server products. He is the author of two leading books on high speed design disciplines, "Right The First Time, A Practical Handbook on High Speed PCB and System Design, Volumes 1 & 2". He also the author and publisher of a quarterly newsletter, Current Source, that is dedicated to discussing ongoing topics of concern in the high speed design industry. He is the author of two leading books on high speed design disciplines, "Right Time, A Practical Handbook on High Speed PCB and System Design, Volumes 1 & 2". Ritchey holds a B.S.E.E. degree from California State University, Sacramento where he graduated as outstanding senior. In 1998, he was profiled by EE Times, as "the high-speed design ratchet man". In 2004, Ritchey began contributing a regular column, "PCB Perspectives" which appears once a month in EE Times.

<u>Refreshments:</u> Light Dinner and beverages will be served for a fee. Coffee, tea, and snacks are served free of charge.

Officers:

Chairman: Robert Pham robert.t.pham@lmco.com

Vice Chair (acting): Len Goldschmidt 408-902-8252 Igoldsch@cisco.com

Treasurer: Caroline Chan 408-742-8050 Caroline.Chan@Imco.com

Abstract:

Speaker Bio:

Secretary: Len Goldschmidt 408-902-8252 Igoldsch@cisco.com

Committees:

Activities: Len Goldschmidt 408-902-8252 lgoldsch@cisco.com Institutions: Eriko Yamato eriko@tech-dream.com Membership: Eriko Yamato eriko@tech-dream.com Nominating: Hans Mellberg 408-507-9694 hans.mellberg@ieee.org Webmaster: Min Hua minhua@ieee.org

$$\nabla \times \vec{E} = -\frac{\partial \vec{B}}{\partial t}$$
$$\nabla \times \vec{H} = \frac{\partial \vec{D}}{\partial t} + \vec{J}$$
$$\nabla \cdot \vec{D} = \rho$$

 $\nabla \cdot \overrightarrow{\mathbf{B}} = \mathbf{0}$



The Institute of Electrical and Electronics Engineers Electromagnetic Compatibility (EMC) Society Santa Clara Valley Chapter 2011 CORPORATE SPONSORSHIP Press Kit

See

other

side

Serving the Local Technical Community with the Best Value in Corporate Sponsorship

PLATINUM LEVEL (\$1,200 TAX DEDUCTIBLE CONTRIBUTION)

- Recognized on Internet Web Site and linked to your company homepage
- Advertisement in the chapter newsletter "Log Periodic"
- Company Logo¹ placed on Platinum Banner for Monthly Meetings
- Recognition as chapter sponsor at EMC Colloquium/Exhibition⁴

GOLD LEVEL (\$600 TAX DEDUCTIBLE CONTRIBUTION)

- Recognized on Internet Website² and linked to your company homepage
- Advertisement in the chapter newsletter "Log Periodic"
- Company Logo¹ co-placed on Gold Banner for Monthly Meetings
- Recognition as chapter sponsor at EMC Colloquium/Exhibition⁴

SILVER LEVEL (\$300 TAX DEDUCTIBLE CONTRIBUTION)

- Recognized on Internet Website³ and linked to your company homepage
- Advertisement in the chapter newsletter "Log Periodic"
- Company Logo¹ co-placed on Silver Banner for Monthly Meetings

Notes:

1. PLEASE PROVIDE LOGO IN .jpg AND CORPORATE POLICY ON COLOR, SIZING, ETC.

2. RECOGNITION LOGO APPEARS ONE-HALF THE PLATINUM LEVEL LOGO SIZE ON WEB PAGE

- 3. RECOGNITION LOGO APPEARS ONE-FOURTH THE PLATINUM LEVEL LOGO SIZE ON WEB PAGE
- 4. COLLOQUIUM/EXHIBITION MAY OR MAY NOT BE HELD DURING A ONE-YEAR TERM OF SPONSORSHIP
- 5. THIS SPONSORSHIP IS INTENDED ONLY FOR FINANCIAL SUPPORT OF THE SANTA CLARA VALLEY IEEE/EMC CHAPTER.

NEITHER THE SANTA CLARA VALLEY CHAPTER OF THE IEEE/EMC SOCIETY, THE IEEE/EMC SOCIETY, THE SANTA CLARA VALLEY IEEE SECTION, NOR THE IEEE SHALL BE HELD LIABLE FOR ANY CLAIMS RESULTING FROM THIS SPONSORSHIP.

> PLATINUM LEVEL (\$1,200) 4.5"H x 7"W advertisement and website logo	7
Sold Level (\$600) 4.5"H x 3.5"W advertisement and website logo	_
SILVER LEVEL (\$300) 2.25"H x 3.5"W advertisement and website logo	
E-mail 300dpi artwork and web-compatible JPG logo for the site to <u>info@arctechnical.com</u> (Invoice to follow)	-
COMPANY NAME:	
COMPANY ADDRESS	



Much More Than CE Mark Testing

Telco Surge:

All waveforms Bellcore GR-1089 FCC Part 68 / ETSI ANSI / UL tests

CE Mark Equipment:

ESD, EFT, Surge testers Conducted Immunity Magnetic Fields, Dips, Sags Damped Oscillatory testers

(408) 263-6486 www.haefelyemc.com

info@arctechnical.com

"Institutional" Listings **Rules for all levels:**

No product names No product claims No model numbers No promotions, shows or events

Tell us who you are, what you provide and what needs you address



19620 Hale Ave Morgan Hill, CA 95037





Map: Applied Materials Bowers Café, 3090 Bowers Ave., Santa Clara, CA 95051



Pat 101 Lakeway Dr. 2 3 4 Lakeway Dr. 2 6 100 Lakeway Dr. 2 6 100 100 100 100 100 100 100	ronsides Dr. trick Henry y Way y Way y Way y Way bovers Campus Coronado Drive Central Bowers Campus Coronado Drive Central Park Campus Coronado Drive Way Notestant Central Park Campus Coronado Drive Martin Ave. Martin Ave.	ose ort
Applied Materials Training Center Applied Materials Location		

Hotel Location