




Electrical Design for High-End Computer Systems

Dale Becker, Ph.D.
IBM Corporation, Poughkeepsie, NY

IEEE Distinguished Lecture Series

Electrical Design

- Signal Integrity
- Power Integrity
- Emissions (EMC)
- Susceptibility (ESD)






Motivation

- Modern Computing is driven by
 - Big Data and Analytics
 - With many data inputs
 - Demanding sophisticated analytics
 - Sent back to distributed users
-
- ➔ More Data Bandwidth
 - ➔ Less Data Latency
 - ➔ Higher integration of computing, networking and storage
-
- Electrical Design Challenges
 - Higher Bandwidth Density
 - Co-design and Co-analysis across package components
 - Disciplines are not independent (SI, PI, EMC, ESD)




What is Technology?

zEnterprise EC12:






Proposed Ecosystem Enablement



Multiple Options to Design with POWER Technology Within OpenPOWER



“Standard POWER Products” – 2014

“Custom POWER SoC” – Future

50 Years of Mainframe – 1964 IBM S/360

Figure 1 AND/OR INVERT logic module. (a) Completed AOI module, without overcoating. (b) Logic circuit.





Figure 13 Stacked module.





(b)

Power dissipation in mW

	On	Off	
Resistors	28	19	(All R: 5%)
Transistor	7	0	
D_1, D_2, D_3	0	2	
D_4	1	1	
D_5	1	1	
Total	37	23	



Processor packaging





POWER Die





Figure 5.1.7: Annotated POWER8 die photo.

[POWER8: A 12-core server-class processor in 22nm SOI with 7.6Tb/s off-chip bandwidth](#)
 Fluhr, E.J. ; et. al. [Solid-State Circuits Conference Digest of Technical Papers \(ISSCC\), 2014 IEEE International](#)
 Publication Year: 2014 , Page(s): 96 - 97




Scale-out





Scale-up





Data rates are increasing

■ Today


- Proprietary – 12.4 GT/s
- PCIe Gen3 – 8 GT/s
- DDR3 – 2133 MT/s
- SAS – 6 GT/s
- Optics – 10 GT/s

■ Soon

- PCIe Gen4 – 16 GT/s
- Proprietary 28 GT/s
- DDR – 3200 MT/s
- SAS – 12 GT/s
- Optics – 25 GT/s


■ R&D

- ~50 GT/s
- PAM4 vs NRZ
- Tighter optics integration



PCB Technology Choices


Same speed, different technology




All systems are 8 GT/s meet 20dB total channel loss

Impact of PCB loss – Size of system, length of PCB trace

Loss Allocation Comparison



Reaching a bandwidth breakpoint at the socket level






Socket Pin Assignment

- **Signal Pins**
 - More pins = more bandwidth

- **Power Pins**
 - Lower voltage levels require more pins

- **Reference Pins**
 - Higher frequencies require better isolation between signal pins








Pin Density Increases Incrementally

- Over 20 years
 - 1.5 mm min pitch interstitial
 - 50 mil (1.27 mm) square
 - 1 mm square
 - 1 mm min pitch hexagonal





- Sockets are pin limited

- Crosstalk needs to be managed






How is integrated SI/PI analysis performed on a channel like this?



- *The system under analysis is composed by two PCBs, two MCMs and three connectors*
- *To represent it adequately 52 models are needed:*
 1. *W-elements to model the TL portions*
 2. *S-parameters (Touchstone) for the 3D parts (Vias and connectors).*
 3. *Mpilog Precompensation Driver macromodel*
 4. *Frequency step for touchstone: 50 MHz*
- *Total channel length ~ 70cm*


IO switching




- Modeling SSN
 - Current loops include the signal distribution
 - Models need to be modified to include Driver, Receiver and Transmission Lines

SSN - Simulation methodology


- Input data from IO Ckt
 - Location of current sinks
 - SSN Current signatures
 - Delta I currents (Power and Clock Gating)
 - Capacitance on VIO domain





- On-chip power grid model
 - L has more contribution to SSN when frequency is higher than 3.2 Gb/s
 - PKG, BRD, decaps




Grounding for ESD and EMC




Comparison of Grounding Schemes



Connector Flange




Top Side Resistors at Mounting Holes



Board Stiffener
20

Susceptibility to external sources (ESD)

- Need understanding of and source – External
- Complex conduction path making quantifying noise difficult.
- Many different circuits making a large task of determining noise margins
- Difficult to define a systematic test plan





Moving towards system level analysis – Co-design and Co-analysis

- Co-development and co-design
 - New technology brings new tools and methodologies where co-design is more naturally adopted
 - e.g., 3D and TSVs
 - Components with mature technology are more difficult to co-design
 - Distributed teams with tool, methodology, and skill differences
 - More sophisticated specifications and data sharing
- SI/PI co-analysis is developing but challenging
 - Migrating from budget-based methodology,
 - Too many unknowns for one integrated tool
 - Need for both new technology and mature technology



Conclusion

- Big Data and Analytics are driving the growth in high-end computing processor usage
- Signal interconnection is a big challenge
 - Increasing Frequency
 - More devices to interconnect
- Resulting smaller timing windows makes power integrity and signal integrity more closely related.
 - Increased training and awareness of engineers
- Proper power distribution design is needed for EMC and ESD robustness



Silicon Valley

March 15-20, 2015

2015 IEEE
SYMPOSIUM ON
ELECTROMAGNETIC COMPATIBILITY
& SIGNAL INTEGRITY

EMC&SI 2015

REGISTRATION INFO

**KEEPING
INTERFERENCE
AT BAY**

[HOME](#) [ABOUT US](#) [PROGRAM](#) [EVENT INFO](#) [EXHIBITS](#) [REGISTRATION](#)

Search Our Site

ADVANCE
PROGRAM



PRINTABLE
BROCHURE



SCHEDULES

REGISTRATION IS OPEN!
Register Now before February 20th to get the Early Discount

FEATURED EVENT!
KEYNOTE PRESENTATION
by Dr. Thomas H. Lee, *Stanford University*



**The Carrington Event,
H-bombs, Telstar and**



2015 IEEE SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY & SIGNAL INTEGRITY



TABLE OF CONTENTS

Tuesday, March 17

1:00 pm - 3:00 pm	Radiated Emissions and Conducted Emissions <i>Instructor: Lee Hill, Silent Solutions LLC, Amherst, NH, USA</i>	pg ?
3:30 pm - 5:30 pm	Grounding Essentials <i>Instructor: Todd Hubing, Clemson U</i>	pg ?

Wednesday, March 18

1:00 pm - 3:00 pm	Introduction to Signal Integrity <i>Instructor: Jun Fan, MST</i>	pg ?
3:30 pm - 5:30 pm	Introduction to Power Integrity <i>Instructor: Ege Engin, SDSU</i>	pg ?

Thursday, March 19

1:00 pm - 3:00 pm	SI and EMC Design for High-Speed Differential Signaling <i>Instructor: Tzong-Lin, NTU</i>	pg ?
3:30 pm - 5:30 pm	SI/PI Issues and Solutions for High-Speed Single-Ended Signaling <i>Instructor: Dan Oh, Altera</i>	pg ?



24th Conference on EPEPS 2015

Electrical Performance of Electronic
Packages and Systems

October 25-28, 2015 / San Jose, CA



CALL FOR PAPERS	PAPER SUBMISSION	REGISTRATION	VENUE	CONFERENCE PROGRAM
<ul style="list-style-type: none">Paper SubmissionRegistrationCall for PapersTutorialsKeynoteSponsorships/Exhibits	<p>EPEPS is the premier international conference on advanced and emerging issues in electrical modeling, analysis and design of electronic interconnections, packages and systems. It also focuses on new methodologies and design techniques for evaluating and ensuring signal, power and thermal integrity in high-speed designs. EPEPS is jointly sponsored by the IEEE Components, Packaging and Manufacturing Technology Society and IEEE Microwave Theory and Techniques Society. ➡</p>			<p>SILVER SPONSORS</p> 