







# Electrical Design for High-End Computer Systems

Dale Becker, Ph.D. IBM Corporation, Poughkeepsie, NY

**IEEE** Distinguished Lecture Series








### **Electrical Design**

Signal Integrity

Power Integrity

Emissions (EMC)

Susceptibility (ESD)









### **Motivation**

- Modern Computing is driven by —Big Data and Analytics
- With many data inputs
- Demanding sophisticated analytics
- Sent back to distributed users
- →More Data Bandwidth
- →Less Data Latency
- → Higher integration of computing, networking and storage
- Electrical Design Challenges
  - -Higher Bandwidth Density
  - -Co-design and Co-analysis across package components
  - -Disciplines are not independent (SI, PI, EMC, ESD)







# What is Technology? zEnterprise EC12:











### Proposed Ecosystem Enablement





#### Multiple Options to Design with POWER Technology Within OpenPOWER



2014







#### 50 Years of Mainframe - 1964 IBM S/360





Figure 1 AND/OR INVERT logic module. (a) Completed AOI module, without overcoating. (b) Logic circuit.



	On	Off	
Resistors	28	19	(All R: 5%)
Transistor	7	0	
$D_1, D_2, D_3$	0	2	
D₄	1	1	
$D_5$	1	_1	
Total	37	23	

Figure 13 Stacked module.


Solid Logic Technology: Versatile, High-Performance Microelectronics Davis, E.M.; Harding, W.E.; Schwartz, R.S.; Corning, J.J. IBM Journal of Research and Development Volume: 8, Issue: 2 Publication Year: 1964, Page(s): 102 - 114







#### **Processor** packaging











#### **POWER Die**

	ie ie 1118-118		224			
Core	Core	Core	Local SMP Links Accelerators	Core	Core	Core
L2	L2	L2	P L	L2	L2	L2
	8M L3 Region		inks rs	in a	101	
MemCtrl	L3 C	ache and	d Chip	Intercor	nnect	MemCtrl
			Remote PCI Ge			
L2	L2	L2	lote S	L2	L2	L2
Core	Core	Core	SMP Link an 3 Links	Core	Core	Core
C. MEL	N.		i a l'		in in it	GRED
Figure 5.1.7: A	Innotated P	OWER8 d	ie phot	0.		


POWER8: A 12-core server-class processor in 22nm SOI with 7.6Tb/s off-chip bandwidth Fluhr, E.J. ; et. al. <u>Solid-State Circuits Conference Digest of Technical Papers (ISSCC)</u>, 2014 IEEE International Publication Year: 2014 , Page(s): 96 - 97







## **Scale-out**




#### "http://www.ibm.com







# Scale-up










## Data rates are increasing




- PAM4 vs NRZ
- Tighter optics integration







PCB Technology Choices Same speed, different technology




All systems are 8 GT/s meet 20dB total channel loss







## Impact of PCB loss – Size of system, length of PCB trace










Reaching a bandwidth breakpoint at the socket level






15





#### Socket Pin Assignment










#### **Pin Density Increases Incrementally**

- Over 20 years
  - -1.5 mm min pitch interstitial
  - -50 mil (1.27 mm) square
  - -1 mm square
  - -1 mm min pitch hexagonal
- Sockets are pin limited
- Crosstalk needs to be managed











#### How is integrated SI/PI analysis performed on a channel like this?



- The system under analysis is composed by two PCBs, two MCMs and three connectors
- To represent it adequately 52 models are needed:
- 1. W-elements to model the TL portions
- 2. S-parameters (Touchstone) for the 3D parts (Vias and connectors).
- 3. Mpilog Precompensation Driver macromodel
- 4. Frequency step for touchstone: 50 MHz
- Total channel length ~ 70cm










#### **IO** switching



Tightly Coupled Vdd & Gnd


- Modeling SSN
  - Current loops include the signal distribution
  - Models need to be modified to include Driver, Receiver and Transmission Lines








#### SSN - Simulation methodology



On-chip power grid model

 L has more contribution to SSN when frequency is higher than 3.2 Gb/s
 PKG, BRD, decaps










### Grounding for ESD and EMC










#### Susceptibility to external sources (ESD)

- Need understanding of and source External
- Complex conduction path making quantifying noise difficult.
- Many different circuits making a large task of determining noise margins
- Difficult to define a systematic test plan









Moving towards system level analysis – Co-design and Co-analysis

- Co-development and co-design
  - -New technology brings new tools and methodologies where co-design is more naturally adopted
    - e.g., 3D and TSVs
  - –Components with mature technology are more difficult to co-design
    - Distributed teams with tool, methodology, and skill differences
    - More sophisticated specifications and data sharing
- SI/PI co-analysis is developing but challenging
  - Migrating from budget-based methodology,
  - Too many unknowns for one integrated tool
  - Need for both new technology and mature technology







## Conclusion

- Big Data and Analytics are driving the growth in highend computing processor usage
- Signal interconnection is a big challenge –Increasing Frequency –More devices to interconnect
- Resulting smaller timing windows makes power integrity and signal integrity more closely related.
   –Increased training and awareness of engineers
- Proper power distribution design is needed for EMC and ESD robustness















#### 2015 IEEE SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY & SIGNAL INTEGRITY



### TABLE OF CONTENTS

#### Tuesday, March 17

1:00 pm - 3:00 pm	Radiated Emissions and Conducted Emissions Instructor: Lee Hill, Silent Solutions LLC, Amherst, NH, USA	pg Ş
3:30 pm - 5:30 pm	Grounding Essentials Instructor: Todd Hubing, Clemson U	pg ?

#### Wednesday, March 18

1:00 pm - 3:00 pm	Introduction to Signal Integrity Instructor: Jun Fan, MST	pg ?
3:30 pm - 5:30 pm	Introduction to Power Integrity Instructor: Ege Engin, SDSU	pg ?

#### Thursday, March 19

1:00 pm - 3:00 pm	SI and EMC Design for High-Speed Differential Signaling Instructor: Tzong-Lin, NTU	pg ?
3:30 pm - 5:30 pm	SI/PI Issues and Solutions for High-Speed Single-Ended Signaling Instructor: Dan Oh, Altera	pg Ş







## 24th Conference on EPEPS 2015

Electrical Performance of Electronic Packages and Systems

### October 25-28, 2015 / San Jose, CA

PAPER SUBMISSION

CALLIONTALENS
Paper Submission
Registration
Call for Papers

CALL FOR PAPERS

Tutorials

Keynote

Sponsorships/Exhibits

**EPEPS** is the premier international conference on advanced and emerging issues in electrical modeling, analysis and design of electronic interconnections, packages and systems. It also focuses on new methodologies and design techniques for evaluating and ensuring signal, power and thermal integrity in high-speed designs. EPEPS is jointly sponsored by the IEEE Components, Packaging and Manufacturing Technology Society and IEEE Microwave Theory and Techniques Society.

REGISTRATION

VENUE



CONFERENCE PROGRAM

