# High Voltage Devices on Scaled Technologies for RF and Power Management

# *Seth J. Wilk,*

*William Lepkowski, Trevor J. Thornton*



*Contact: info@sjtmicropower.com*

1

• SJT Micropower and the SBIR program

*Outline*

- Silicon MESFET Overview
- High Voltage Capability
- Modeling and Measured MESFETs
- Power Management Applications
- RF Applications



## *SJT Micropower Overview*

### **Company:**

- *SJT Micropower is a fabless design house based in Phoenix, AZ*
- *Startup out of Arizona State University*
- *Multiple SBIR and STTR contracts awarded in past 4 years (~\$3M)*

### **Technology:**

• Patented high voltage MESFETs which can be fabricated on SOI CMOS with **no additional cost**

### **Status:**

- Devices taped out down to 45nm
- Technology has been demonstrated at multiple foundries on both partially and fully depleted SOI and on both SOI and SOS
- Cutoff Frequency ~40GHz on 150nm technology, suitable for RF

### **SJT Micropower**

# <sup>4</sup> *SBIR Funding*

#### **Small Business Innovative Research:**

Each year, Federal agencies with extramural research and development (R&D) budgets that exceed \$100 million are required to allocate 2.5 percent of their R&D budget to these programs. Currently, eleven Federal agencies participate in the program:

#### **Three Phase Program:**

- **Phase I.** The objective of Phase I is to establish the technical merit, feasibility, and commercial potential of the proposed R/R&D efforts \$150,000 total costs for 6 months.
- **Phase II**. The objective of Phase II is to continue the R/R&D efforts initiated in Phase I. \$1,000,000 total costs for 2 years.
- *Phase III.* The objective of Phase III, where appropriate, is for the small business to pursue commercialization objectives resulting from the Phase I/II R/R&D activities. The SBIR program does not fund Phase III

**http://www.sbir.gov/**



### *The Problem with CMOS*

#### *The Problem*

Existing Scaled Transistors are Low Voltage <1V

*How do you connect these common items to new chips?*

*How do you make these common items*  **work with new chips?** 





### *Main Technology and Talk Focus*

#### *High Voltage on Low Voltage CMOS*

*Device fabricated on a 45nm process where CMOS limited to ~1V drain voltage* 

*No changes required to the CMOS Process Flow*



**Micropower** 

# <sup>7</sup> *ASU/SJT Micropower Si-MESFET Milestones*

- Successful at 5 different foundries & 6 CMOS processes (45nm – 800nm) without **changing any of the process flow**
- IBM, Honeywell, Peregrine, SPAWAR, MIT Lincoln Labs
- Highest breakdown 55 V (350nm PD-SOI CMOS)
- Peak  $f<sub>T</sub>$  ~ 45 GHz (150nm PD-SOI CMOS)
- Peak *fmax* > 55 GHz (45nm PD-SOI CMOS)
- Have developed calibrated TOM3 and VerilogA models
- MESFETs based circuits that we have designed and tested:
	- LNA, LDO, Buck Regulator, PA, Polar Modulated PA, opamp, and voltage reference

**Micropower**  $5 -$ 

### *Technology Benefits*



- No additional cost to use technology
- Existing CMOS already has steps required to fabricate device

#### Extreme Environment Two Simpler RF PA

- High Temperature
- Radiation Hardened, Schottky interface is less susceptible to radiation induced damage than MOSFET metal-oxidesemiconductor interface

### Helps combat obsolescence

- Use existing, older technology high voltage parts with modern low voltage digital CMOS
- Use Existing 5V supply rails
- Conversion of voltages on chip

**Development** 

Larger voltage swing allows higher power and easier, more efficient matching to 50Ω



• SJT Micropower and the SBIR program

*Outline*

- Silicon MESFET Overview
- High Voltage Capability
- Modeling and Measured MESFETs
- Power Management Applications
- RF Applications



### *What is a MESFET* 10

### **MESFET**: Metal Semiconductor Field Effect Transistor

#### More common to have SiC or GaAs but a MESFET can be Silicon as well



#### **CRF24010** 10 W, SiC RF Power MESFET

Cree's CRF24010 is an unmatched silicon carbide (SiC) RF power Metal-Semiconductor Field-Effect Transistor (MESFET). SiC has superior properties compared to silicon or gallium arsenide, including higher breakdown voltage, higher saturated electron drift velocity, and higher thermal conductivity. SiC MESFETs offer greater efficiency, greater power density, and wider bandwidths compared to Si and GaAs transistors.

**SJT Micropower** 



Package Types: 440196 and 440166<br>PN's: CRF24010P and CRF340166 PN's: CRF24010P and 440166

#### **FH101 High Dynamic Range FET**

#### **Product Features**

#### •  $50 - 4000$  MHz

- · 18 dB Gain
- $+18$  dBm P1dB
- $\bullet$  +36 dBm OIP3
- Low Noise Figure
- Single or Dual Supply Operation in the environmentally friendly lead-free/green/RoHS-
- $\bullet$  MTTF  $> 100$  years
- Lead free/green/RoHS-compliant SOT-89 Package

#### **Applications**

- Mobile Infrastructure
- CATV/DBS
- $\bullet$  WLAN/ISM
- Defense / Homeland Security



#### **Functional Diagram**

**Product Description** 

The FH101 is a high dynamic range FET packaged in a

low-cost surface-mount package. The combination of low

noise figure and high output IP3 at the same bias point

makes it ideal for receiver and transmitter applications. The device combines dependable performance with superb

quality to maintain MTTF values exceeding 100 years at

mounting temperatures of +85°C. The FH101 is available

The device utilizes a high reliability GaAs MESFET

technology and is targeted for applications where high linearity is required. It is well suited for various current

and next generation wireless technologies such as GPRS,

GSM, CDMA, and W-CDMA. In addition, the FH101 will

work for other applications within the 50 to 4000 MHz

compliant SOT-89 package.

frequency range such as fixed wireless.





## <sup>11</sup> *Si-MESFET Structure and Background*



- Majority carrier device—does not suffer from floating body effects
- Schottky gate created by a silicided contact on lightly doped n-well
- Controlled by vertically depleting the channel
- Depletion Mode—Vt is usually in the range of -0.5V to -1V
- Gate Length (Lg) is limited by the separation of the oxide spacers
	- Typically contact the gate outside of LaS & LaD to shorten Lg
- Can size LaS and LaD to give optimal RF performance and breakdown

### **SJT Micropower**

### *Fabrication: n-MOSFETs vs.n-MESFETs*



Fabrication steps are the same through the LOCOS step

12

b) MOS gate is defined

- shipper SB used to pattern the oxide spacers of a MOSFET is used to define the gate length of the MESFET
- Source/drain implant step is same for the MOSFET & MESFET.
- $CoSi<sub>2</sub>$  salicide used to form the lowresistance contacts is used to form a Schottky contact over the lightly doped channel
- *Contact: info@sjtmicropower.com* SOI/SOS CMOS \*\*\*Back-end processing steps same as

### *Cross-Section MESFETs*

 $V_{CS} = 0 \text{ V } 8 \text{ V}_{DS} = 0 \text{ V}$ 

Linear Region:  $V_{GS}$  = 0 V & small  $V_{DS}$ 

Pinch-off:  $V_{GS} = 0 \text{ V } 8 \text{ V}_{DS} =$  $V_{DSAT}$ 

Saturation Region:  $V_{GS} = 0$  V &  $V_{DS} > V_{DSAT}$ 

Subthreshold Region:  $V_{GS}$  < V<sub>t</sub> & V<sub>DS</sub> = 0 V **SJT Micropower** 



### *Major Differences between SOI MOSFETs and MESFETs*





*Family of Curves*

LaS=LaD=200nm gives highest current drive

#### *but*

LaS=LaD=1000nm allows for higher voltage drive **(>20V)**

Note that the red line shows an approximate breakdown voltage of a MOSFET





**SJT Micropower** 

### *Turn-on Characteristics / Gummel Curves*

The threshold voltage is relatively independent of LaS and LaD

Vth close to -0.5V for both LaS=LaD=200nm and LaS=LaD=1000nm



**SJT Micropower** 

*Contact: info@sjtmicropower.com*

16

*Statistical Analysis*

MESFETs structures have been fabricated on multiple foundry runs. Key parameters such as Vt (shown here) have been measured across the different runs on multiple die.



The threshold voltage distributions for (a) Run 1 (b) Run 2. The distribution across all 31 devices is shown in (c). We are currently adding to these statistics.



Soft Breakdown Characteristics - 45nm Technology<sup>18</sup>

• **The (soft) breakdown voltage appears to be proportional to LaD/ln(LaD) which suggests avalanche breakdown**



**Micropower** 

### <sup>19</sup> *Ft of MESFETs at different Nodes*



**SJT Micropower** 

### *Accelerated Lifetime Test*

- MESFET measured had Lg=200nm and LaS=LaD=2000nm
- Stress Conditions: 160°C at a fixed bias of Vd=10V, Vg=0.5V for 168 hours.
- Small increase in drain current and marginal shift in Vt was observed after stress but otherwise there were few changes in the MESFET's operation.
- Off-state breakdown voltage remained at ~25V after the stress test.



• SJT Micropower and the SBIR program

*Outline*

- Silicon MESFET Overview
- High Voltage Capability
- Modeling and Measured MESFETs
- Power Management Applications
- RF Applications





*SPICE Model*

- Exponential characteristics  $[I_{DS} \alpha \exp(V_{GS}-V_{th})]$ in sub-threshold.
- Well-defined extraction procedure.
- Correlated to analytical models to ease the development of higher level models.
- Sub-circuits for leakage effects, breakdown voltage and short-channel effects.
- Charge-based capacitance model.



### Availability of Model in Cadence and ADS Important

MESFET modeling consists of :

- DC Measurements
- S-parameter measurements of GSG devices at different bias conditions
- Pad de-embedding
- Extrinsic parameters extraction using a ColdFET method
	- VDS=0 and gate is turned on very hard
- Intrinsic parameter extraction based on DC and S-parameters



$$
I_{ds} = \beta \times (V_G)^Q \times f_k \times (1 + \lambda V_{ds})
$$
  

$$
f_k \approx \tanh(\alpha V_{ds})
$$



### <sup>24</sup> *Turn-on Characteristics*

TOM3 Model shows a good fit across different drain and gate bias conditions



### *Family of Curves*



*Integrated Circuits Symposium (RFIC), 2012*, pp.413-416, 17-19 June 2012

**Micropower** 

Black = Measured Red = Simulation

*RF Characteristics*



*Contact: info@sjtmicropower.com*

26

27 *Maximum Available Gain of MESFETs on 45nm Process*

- All MESFETs measured thus far have more than 15 dB gain below 2.5GHz
- Can improve fmax by optimizing LaS
- LaS can be equated to source degeneration of an amplifier



### *S Parameter Measurements and Model*

### **Cut-off Frequency**

$$
f_T \cong \frac{gm}{2\pi C_{GG}}
$$

### **Model the Gate Charge**

$$
Q_{GG} = Q_{GL} \times T + Q_{GH} \times (1 - T)
$$

*Where*

*QGL is the low power region And* 

*QGH is the highpower region*

### **T describes the transition between regions**

$$
T = \exp(-Q_{GGB} \times I_{ds} \times V_{ds})
$$

**SJT Micropower** 



• SJT Micropower and the SBIR program

*Outline*

- Silicon MESFET Overview
- High Voltage Capability
- Modeling and Measured MESFETs
- Power Management Applications
- RF Applications



### <sup>30</sup> *Power Management*

#### **Linear Regulator Buck Converter Buck Converter**

*circuit used to maintain a steady output voltage*

*Pros: Steady Output Voltage High PSRR*

**Linear regulator** is a Abuck converter is a step-<br>
<u>Linear Regulator</u> *down DC to DC converter*

*Pros:*

*Efficient for larger voltage steps*

# **and Low Dropout**

*Efficient for larger voltage steps and can maintain output voltage*

#### *Cons:*

*Inefficient as input voltage becomes much higher than output voltage because transistor must dissipate the difference*

**SJT Micropower** 

#### *Cons:*

*High ripple and noise can be too much for system requirements*

*Want low dropout regulator so that the buck output can be close to the desired output voltage for best efficiency*



The less overhead your power management needs, the longer the device can work on a single battery charge



**SJT Micropower** 

*Integrating Power Management - Processors*

Ideally, integrate power management because designers are pin constrained

How to connect the supply to the integrated circuit if the on chip transistors are low voltage?

Pin constrained if you need a specific capacitor at the output



**SJT Solution Pinpoint Load Placement**



### *Common Linear Regulator Topologies*





*Contact: info@sjtmicropower.com*

33

### <sup>34</sup> *PMOS LDO Implementation*

#### *Advantages*

- Common source (CS) configuration allows error amp to drive gate of PMOS below  $V_{\text{out}}$
- Can achieve very low dropout voltages

$$
- V_{\text{DO}} = R_{\text{on}}^* I_{\text{load}} = V_{\text{DSAT}}
$$

• Note: Ideal dropout—does not include the parasitic voltage drop from metal lines

#### *Disadvantages*

- Stability concerns arise from CS configuration
	- High  $R_{\text{out}}$  at  $V_{\text{out}}$  node
	- Need load cap with its associated ESR
- PMOS has 2-3x lower mobility than NMOS
	- Need 2-3x larger pass device to achieve a given current drive



### **Micropower**

### *PMOS LDO Implementation (Cont)*



<sup>35</sup>

## *NMOS (Enhancement Mode) LDO Implementation* <sup>36</sup>





#### *Advantages*

- Source follower configuration
	- $-$  R<sub>out</sub> ~ 1/gm
		- Significantly improves stability
- NMOS device has higher current drive than PMOS
- Smaller input capacitance since smaller device is needed for given current drive
	- Improved transient response

### *Disadvantages*

- Without charge pump (CP), gate must be driven to overcome  $V_t$ 
	- Dropout is dependent on  $V_t$

$$
\bullet \quad V_{\text{DO}} = V_{\text{t}} + V_{\text{DSAT}}
$$

Including CP negates dependence of  $V_t$ but increases die size and noise

#### 37 *NMOS (Enhancement Mode) LDO Implementation*



# *MESFET LDO*





### *Advantages*

- Combines attributes of NMOS and PMOS LDOs
- Depletion mode operation allows pass transistor to be orientated in source follower configuration without a charge pump
- Closed loop frequency response is similar to NMOS LDO

### *Disadvantages*

- Depletion mode means MESFET will conduct under most bias conditions
- Gate leakage of MESFET

### **SJT Micropower**

# *MESFET LDO (Cont)* 39



**SJT Micropower** 

### *IBM MESFET Linear Regulator*

- Design includes a high current drive MESFET integrated with a CMOS error amplifier
- MESFET width of 152.2 mm with gate length of 200nm and LaD=LaS=200nm
- Die size of  $\sim$  0.5mm x 1mm
- Regulator area is 0.245 mm<sup>2</sup> without the bond pads

*CAD Layout Die Photograph*





### *MESFET Linear Regulator*

### Summary of Measurements

- High current drive > 3A
- Low on resistance,  $R_{on}$  < 10 m $\Omega$ ·mm<sup>2</sup>
- Low dropout voltage  $V_{\text{DO}}$ < 170mV for a 1A load
- Low quiescent current,  $I_{\text{Q}}$  < 75  $\mu$ A



### *MESFET Linear Regulator (cont.)*

### Line Regulation



**SJT Micropower** 

W. Lepkowski, et al., "An integrated MESFET voltage follower LDO for high power and PSR RF and analog applications," *Custom Integrated Circuits Conference (CICC), 2012 IEEE* , vol., no., pp.1-4, 9-12 Sept. 2012

*Contact: info@sjtmicropower.com*

42

### Quiescent current





W. Lepkowski, et al., "An integrated MESFET voltage follower LDO for high power and PSR RF and analog applications," *Custom Integrated Circuits Conference (CICC), 2012 IEEE* , vol., no., pp.1-4, 9-12 Sept. 2012

### **MESFET LDO: Transient Line Regulation** 44



- Vout settles in ~2µs w/ single overshoot and undershoot
- Suggests high level of phase margin

**Micropower** 

• No output cap other than 12pF parasitic cap from scope probe

W. Lepkowski, et al., "An integrated MESFET voltage follower LDO for high power and PSR RF and analog applications," *Custom Integrated Circuits Conference (CICC), 2012 IEEE* , vol., no., pp.1-4, 9-12 Sept. 2012



## *MESFET LDO: PSR* <sup>45</sup>



- PSR measurement includes integrated BGR
- > 40dB performance at 80mA load.
- Expect PSR to be higher at increased load currents due to higher simulated open loop gain W. Lepkowski, et al., "An integrated MESFET voltage follower LDO for high power and PSR RF

**SJT Micropower** 

*Contact: info@sjtmicropower.com* and analog applications," *Custom Integrated Circuits Conference (CICC), 2012 IEEE* , vol., no., pp.1-4, 9-12 Sept. 2012

• SJT Micropower and the SBIR program

*Outline*

- Silicon MESFET Overview
- High Voltage Capability
- Modeling and Measured MESFETs
- Power Applications
- RF Applications



46

### *PA Integration*



### **CMOS technology is drawing more attention for handset applications:**

Low cost solutions

High integration with digital circuits

Single chip transceiver solutions

Easy to redesign after technology scaling

Good modeling of silicon based components

### **But …It has power limitations**

### **SJT Micropower**



Standard CMOS scaling trend (Data collected from different sources)

47

### *Simple Class A Amplifier Design*

- $P_{\text{out}}$  Class A =  $\frac{1}{2}$ \* $i_{\text{dc}}$ \* $V_{\text{dc}} = \frac{1}{2}$ \* 0.2A\*10V= 1W, R<sub>load</sub> =  $V_{\text{dc}}/i_{\text{dc}} = 50\Omega$
- Note that if Vd of the transistor goes down, current must go up and  $R_{load}$  goes down
- For 1W if  $V_{dc} = 1V$ ,  $i_{dc} = 2A$  and  $R_{load} = 0.5 \Omega$





### *PA Efficiency Reduced by Large Impedance Transformations* <sup>49</sup>



- CMOS PAs may need to use large transformation ratios,  $r = R_{L}/R_{\text{OUT}} > 10$
- A MESFET PA with  $P_{out} > 1$ W can be designed to have  $R_{\text{OUT}} \sim 50 \Omega$

**SJT Micropower** 



*Overcoming Low Voltage Design Constraints*

**There are several techniques to overcome VBD issue in CMOS technology:**

- Cascode architecture (less than ~2 times improvement)
- Thick oxide transistors (~factor of 2 improvement)
- Parallel amplification ( lowers the PAE)
- High voltage devices such as BiCMOS ( cost, not always available on digital processes )

### **Proposed SOI-MESFET**

- ~2-to-10 times improvement in VBD
- No additional cost
- Available on any SOI digital process
- High enough cut-off frequency for PA design at f0<5GHz



#### 51 *MESFET Breakdown Voltage and Cutoff Frequency*

- There is a tradeoff between  $V_{BD}$  and  $f_{T}$ 
	- Optimum device geometries found to be
		- L<sub>aD</sub>=L<sub>aS</sub>=500nm, L<sub>aS</sub>=200nm =>>  $f_T$ =24GHz,  $V_{BD}$ =15V
		- L<sub>aD</sub>=L<sub>aS</sub>=2000nm, L<sub>a</sub>=200nm =>>  $f_T$ =9GHz,  $V_{BD}$ =28V





### *MESFET 433MHz PA Demonstration* 52

### **Simplified Circuit and Board Design**





### *MESFET 433MHz PA Demonstration - Cont.* 53



• **Gain of 16.8dB**

- **Peak PAE 46% at Pout of 15.9dBm**
- **Peak Pout of 17dBm with PAE of 42.5%**

**SJT Micropower** 

### *MESFET 900MHz PA Demonstration*



*S. J. Wilk, W. Lepkowski and T. J. Thornton, "32 dBm Power Amplifier on 45 nm SOI CMOS," IEEE Microwave and Wireless Components Letters, Accepted for publication Jan 2013.*

**SJT Micropower** 

54

### *MESFET 900MHz PA Demonstration – 1.5W*



• **Gain of 11.1dB**

**SJT Micropower** 

• **Peak Pout of 32dBm**

• **Peak PAE 37.6%** • **OIP3 of 39.3dBm**

*S. J. Wilk, W. Lepkowski and T. J. Thornton, "32 dBm Power Amplifier on 45 nm SOI CMOS," IEEE Microwave and Wireless Components Letters, Accepted for publication Jan 2013.*

*Contact: info@sjtmicropower.com*

55

## **Ongoing Research and Development Efforts** 56

- Higher Frequency PA Measurements Working on >2GHz and 1W PA designs along with Polar Modulation
- Development of integrated low dropout linear regulators for defense applications (supported by NASA and DARPA Phase 2 SBIR projects)
- Continued development of MESFETs on 45nm and 32nm process nodes
- Continued statistical analysis of MESFET devices and model development.





S. J. Wilk, W. Lepkowski and T. J. Thornton, "32 dBm Power Amplifier on 45 nm SOI CMOS," *IEEE Microwave and Wireless Components Letters,* Accepted for publication Jan 2013.

M.R.Ghajar, S. J. Wilk, W. Lepkowski, B. Bakkaloglu and T. J. Thornton "Backgate Modulation Technique for Higher Efficiency Envelope Tracking*" IEEE Transactions on Microwave Theory and Techniques, accepted for publication* Jan 2013.

W. Lepkowski, S. J. Wilk, M.R.Ghajar, T. J. Thornton, "High Voltage SOI MESFETs at the 45nm Technology Node," *IEEE International SOI Conference, 2012* , October 2012

W. Lepkowski, Wilk, S.J. Ghajar, M.R.; Bakkaloglu, B., Thornton, T.J. , "An integrated MESFET voltage follower LDO for high power and PSR RF and analog applications," *Custom Integrated Circuits Conference (CICC), 2012 IEEE* , vol., no., pp.1-4, 9-12 Sept. 2012

S. J. Wilk *et al.*, "Characterization and modeling of enhanced voltage RF MESFETs on 45nm CMOS for RF applications," *IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 2012*, pp.413-416, 17-19 June 2012.

Lepkowski, W., Ghajar, M.R., Wilk, S.J., Summers, N., Thornton, T.J., Fechner, P.S., , "Scaling SOI MESFETs to 150-nm CMOS Technologies," *Electron Devices, IEEE Transactions on* , vol.58, no.6, pp.1628-1634, June 2011

Lepkowski, W., Goryll, M., Wilk, S.J., Zhang, Y., Sochacki, J., Thornton, T.J., , "SOI MESFETs for extreme environment buck regulators," *SOI Conference (SOI), 2011 IEEE International* , vol., no., pp.1-2, 3-6 Oct. 2011

J. Ervin, A. Balijepalli, P.J. Joshi, V. Kushner, J. Yang, T.J. Thornton, "CMOS-Compatible SOI MESFETs with High Breakdown Voltage," IEEE Trans. Elec. Dev., vol. 53, p. 3129, 2006.

### **SJT Micropower**

# **QUESTIONS?**

Contact Information:

Seth Wilk Phone: 602-703-3730 [swilk@sjtmicropower.com](mailto:swilk@sjtmicropower.com)

<http://sjtmicropower.com/>

