



Ultra-Thin Si Chips

A New Paradigm in Silicon Technology

Joachim N. Burghartz

IEEE EDL Distinguished Lecture 2015

- Independent, non-for-profit foundation in Baden-Württemberg, Germany
- Located at campus of the University of Stuttgart
- >100 staff members + guest researchers
- 26.2 M€/a total budget (2014)
- 1200 m² Class-10 clean room
- ISO 9001 certification (since 1992)
- Certified low/mid-volume manufacturing
- 4 business units
 - Integrated Circuits&Systems
 - Semiconductor Integration Techn.
 - MEMS Technologies
 - Nanostructuring
 - Imaging Sensors
- Close cooperation with the University of Stuttgart
- A member of the Innovation Alliance Baden-Württemberg



- **Introduction to ultra-thin chip applications**
- **Ultra-thin chip fabrication**
 - Dicing-before-Grinding (DBG) technology
 - ChipFilm™ technology
- **Characteristics of ultra-thin chips**
 - Warpage of thin chips
 - Mechanical stability of ultra-thin chips
 - Piezoresistive effect
- **Ultra-thin chip assembly and embedding**
 - 3D chip stacking
 - Embedding in foil substrates
- **The KOSIF project – a technology platform**
- **Conclusions**


- **Introduction to ultra-thin chip applications**
- **Ultra-thin chip fabrication**
 - Dicing-before-Grinding (DBG) technology
 - ChipFilm™ technology
- **Characteristics of ultra-thin chips**
 - Warpage of thin chips
 - Mechanical stability of ultra-thin chips
 - Piezoresistive effect
- **Ultra-thin chip assembly and embedding**
 - 3D chip stacking
 - Embedding in foil substrates
- **The KOSIF project – a technology platform**
- **Conclusions**

Generic Thin-Chip Applications

3D chip stacking



Smart Dust



3D IC



Stacked Microsystems



Mini Endoscope



Retinal Implant



Video Pill

Chip shape and adaptivity

Mechanical flexibility

Document Security



Electronic Paper




RF ID



Chip Card




Ultra-thin and Power



Ultra-thin chips

Smart Tags





Thin Film Electronics

- **Pro:** devices widely spaced
- **Con:** low performance
- **Con:** low integration density
- **Pro:** mechanical flexibility




Si Integration

- **Con:** devices on chip
 - **Pro:** high performance
 - **Pro:** high integration
 - ~~**Con:** thick Si chips~~
- ↓
- **Pro:** thin, flexible chips !

→ Hybrid systems-in-foil = combining technologies with complementary merits!

- Introduction to ultra-thin chip applications
- **Ultra-thin chip fabrication**
 - Dicing-before-Grinding (DBG) technology
 - ChipFilm™ technology
- **Characteristics of ultra-thin chips**
 - Warpage of thin chips
 - Mechanical stability of ultra-thin chips
 - Piezoresistive effect
- **Ultra-thin chip assembly and embedding**
 - 3D chip stacking
 - Embedding in foil substrates
- **The KOSIF project – a technology platform**
- **Conclusions**

ChipFilm™




Additive process

Subtractive processes




Die-level thinning

Wafer-level thinning




Wafer back thinning




SOI layer transfer

- Introduction to ultra-thin chip applications
- **Ultra-thin chip fabrication**
 - Dicing-before-Grinding (DBG) technology
 - ChipFilm™ technology
- **Characteristics of ultra-thin chips**
 - Warpage of thin chips
 - Mechanical stability of ultra-thin chips
 - Piezoresistive effect
- **Ultra-thin chip assembly and embedding**
 - 3D chip stacking
 - Embedding in foil substrates
- **The KOSIF project – a technology platform**
- **Conclusions**


1. Notching (DBG)



2. Lamination




3. Grinding Steps




4. Purging


a. Water




b. Air



5. Lamination




6. Expansion



- 20- μm thin experimental chips demonstrated



Thinned wafer at expansion step




Thinned chip under bending force

- Introduction to ultra-thin chip applications
- **Ultra-thin chip fabrication**
 - Dicing-before-Grinding (DBG) technology
 - ChipFilm™ technology
- **Characteristics of ultra-thin chips**
 - Warpage of thin chips
 - Mechanical stability of ultra-thin chips
 - Piezoresistive effect
- **Ultra-thin chip assembly and embedding**
 - 3D chip stacking
 - Embedding in foil substrates
- **The KOSIF project – a technology platform**
- **Conclusions**


ChipFilm™ Wafer

Buried cavities



CMOS Process


Device integration



Trench & Test


Anchor structures

- lateral (ChipFilm™-I)
- vertical (ChipFilm™-II)



Pick, Crack & Place™

Chip singulation




IEDM 2006 Late News: Introduction of ChipFilm™-I

IEDM 2010: Introduction of ChipFilm™-II

Since July 2008: Joint development with Robert Bosch GmbH


Step1:

- **Anodic etching of a Si wafer**
 - Dual porous Si formation
 - Masking through n^+ doping




Step2:

- **Sintering in oxygen-free ambient**
 - Silicon reflow
 - Fine porous Si → Nano grains
 - Coarse porous Si → Buried cavity



Pick, Crack & Place of Thin Square Chip



- **ChipFilm™-I** [®] *IEDM 2006*

- Continuous cavity
- Lateral anchors



Pros:

+ Thickness limit < 20 μm

Cons:

- Surface steps ($\sim 200 \text{ nm}$)
- Predefined chip size

- **ChipFilm™-II** [®] *IEDM 2010*

- Discontinuous cavity
- Vertical anchors




Pros:

+ Thickness limit < 20 μm

+ High planarity ($r_{\text{avg}} \sim 7 \text{ nm}$)


+ Generic wafer substrate

- **Pre-process module (I)**
 - n-implant
 - anodic etching
 - thermal annealing
 - epitaxial growth
- **Device Integration**
- **Post-process module**
 - Trench etching
 - Chip detachment



- **Pre-process module (I)**

- n-implant
- anodic etching
- thermal annealing
- epitaxial growth



- **Device Integration**

- **Post-process module**

- Trench etching
- Chip detachment


- **Pre-process module (I)**

- n-implant
- anodic etching
- thermal annealing
- epitaxial growth

- **Device Integration**

- **Post-process module**

- Trench etching
- Chip detachment




- **Pre-process module (I)**

- n-implant
- anodic etching
- thermal annealing
- epitaxial growth

- **Device Integration**

- **Post-process module**

- Trench etching
- Chip detachment




- **Pre-process module (I)**

- n-implant
- anodic etching
- thermal annealing
- epitaxial growth


- **Device Integration**

- **Post-process module**


- Trench etching
- Chip detachment



- **Pre-process module (I)**
 - n-implant
 - anodic etching
 - thermal annealing
 - epitaxial growth
- **Device Integration**
- **Post-process module**
 - Trench etching
 - Chip detachment




- **Pre-process module (I)**
 - n-implant
 - anodic etching
 - thermal annealing
 - epitaxial growth
- **Device Integration**
- **Post-process module**
 - Trench etching
 - **Chip detachment**



- **Pre-process module (I)**
 - n-implant
 - anodic etching
 - thermal annealing
 - epitaxial growth

- **Device Integration**

- **Post-process module**
 - Trench etching
 - Chip detachment




**fracture of
specific anchors
(weak attachment)**


- **Pre-process module (I)**
 - n-implant
 - anodic etching
 - thermal annealing
 - epitaxial growth

- **Device Integration**

- **Post-process module**
 - Trench etching
 - Chip detachment



- **Pre-process module (I)**
 - n-implant
 - anodic etching
 - thermal annealing
 - epitaxial growth
- **Device Integration**
- **Post-process module**
 - Trench etching
 - Chip detachment




- **Pre-process module (I)**

- n-implant
- anodic etching
- thermal annealing
- epitaxial growth




- **Device Integration**

- **Post-process module**

- Trench etching
- Chip detachment




Ultra-Thin vs. Conventional Chips



- **0.8/0.5 μm CMOS bulk wafers**
 - 675 μm initial thickness
 - 400 μm after back-grinding
- **0.8/0.5 μm ChipFilm™ IC dies**
 - 20 μm and 10 μm


- **Uniform anchor array**

- After externally induced stress:
 - Outer ring of anchors remains
- For generic wafer use




- **Non-uniform anchor array**

- After externally induced stress:
 - Outer ring of anchors remains
 - Inner group of anchors remains
- Pre-defined chip locations



Controlled chip detachment procedure:


- a) **Before trenching:** all anchors are intact!
- b) **After trenching:** some anchors are broken due to process-induced stress!
- c) **After externally applied stress:** well-defined groups of anchors are broken!
- d) **During PC&P:** all anchors are broken and chips are detached!





Attach foil carrier



Define scratch area



Manual release of ultra-thin film



Deep scratching





- Introduction to ultra-thin chip applications
- Ultra-thin chip fabrication
 - Dicing-before-Grinding (DBG) technology
 - ChipFilm™ technology
- **Characteristics of ultra-thin chips**
 - Warpage of thin chips
 - Mechanical stability of ultra-thin chips
 - Piezoresistive effect
- Ultra-thin chip assembly and embedding
 - 3D chip stacking
 - Embedding in foil substrates
- The KOSIF project – a technology platform
- Conclusions

ICT.OPEN 2015

- Silicon-chips**



DBG

$d = 20 \mu\text{m}$



ChipFilm™

$d = 17.5 \mu\text{m}$





$$E_{w,DBG} \approx 80 \mu\text{m}$$

$$E_{w,ChipFilm} \approx 9 \mu\text{m}$$

- Silicon-chips with a thin SiO₂ layer**

DBG



$d = 20 \mu\text{m}$



$d_{\text{SiO}_2} = 100 \text{ nm}$

ChipFilm™

$d = 17.7 \mu\text{m}$




$d_{\text{SiO}_2} = 200 \text{ nm}$

$$E_{w,DBG} \approx 40 \mu\text{m}$$


$$E_{w,ChipFilm} \approx 40 \mu\text{m}$$

Warpage of the DBG chips

- Before dry-etch post-treatment
- After dry-etch post treatment



$E_{w,DBG} \approx 60 \mu\text{m}$




$E_{w,DBG} \approx 10 \mu\text{m}$


→ Reduction of stress and, thus, warpage by dry-etch post processing

- Degree of warpage also depends on chip layout
- Opportunity to tailor warpage ...
 - ... by suitable layout ground rules
 - ... through layer and structural stress management

ESTC 2010




20 μm chip exhibiting severe warpage due to stress



20 μm chip having reduced warpage due to stress management by layout

IEDM 2010




50 μm back-grinded (BG)*

50 μm back-grinded with plasma etch-relief (BG+)*

20 μm Chipfilm™/oxide layer

18 μm Chipfilm™ bare Si


* P. M. Heinze,
Int. Forum *be-flexible*,
Munich, 2008 (data trend lines).



✓ **ChipFilm™ technology offers superior chip stability !**




Chip Bending:



Strain ε :



Stress σ :




$$\varepsilon = \frac{1}{R} \cdot z$$

$$\sigma = E \cdot \frac{1}{R} \cdot z$$

Piezoresistive Effect in CMOS:



$$\frac{\Delta I}{I} = -\underbrace{\pi}_{\text{Tensor of piezoresistive coefficients}} \cdot \sigma$$

Tensor of piezoresistive coefficients





✓ Active devices receive maximum stress with bending !

IEEE EDL 2011
ESSDERC 2011




Further benefits:






- Elimination of temperature effects!
- Elimination of vertical stress impact!



- Introduction to ultra-thin chip applications
- **Ultra-thin chip fabrication**
 - Dicing-before-Grinding (DBG) technology
 - ChipFilm™ technology
- **Characteristics of ultra-thin chips**
 - Warpage of thin chips
 - Mechanical stability of ultra-thin chips
 - Piezoresistive effect
- **Ultra-thin chip assembly and embedding**
 - 3D chip stacking
 - Embedding in foil substrates
- The KOSIF project – a technology platform
- **Conclusions**



Transducers 2013
EMPC 2015



EMPC 2015

EMPC 2015

Direct thin-chip embedding


Liquid crystal polymer (LCP) foil

- Assembly-type interconnects
- Structure size 50-100 μm
- Thickness: 60 μm
- Copper metallization
- Laser drilled microvias on chips
- Chip thickness: 20 μm



Courtesy of Würth Elektronik GmbH & Co. KG

ChipFilm Patch®



BCB/polymer composite foil

- CMOS-type interconnects
- Structure size : < 10 μm
- Thickness : ~ 50 μm (with 20 μm chip)
- Microvias to pads outside chip area
- Bendability : < 4 mm radius of curvature
- Also feasible as stand-alone foil system



- Introduction to ultra-thin chip applications
- Ultra-thin chip fabrication
 - Dicing-before-Grinding (DBG) technology
 - ChipFilm™ technology
- Characteristics of ultra-thin chips
 - Warpage of thin chips
 - Mechanical stability of ultra-thin chips
 - Piezoresistive effect
- Ultra-thin chip assembly and embedding
 - 3D chip stacking
 - Embedding in foil substrates
- **The KOSIF project – a technology platform**
- Conclusions

Research cluster project on Hybrid Systems-in-Foil

- All partners are from the wider Stuttgart area
- Investigation and benchmarking ...
 - ... of industrial applications
 - ... of candidate technological solutions
- Industrial demonstrators
- Bridge to industrial product applications


<http://kosif.ims-chips.de/>



Demonstrator 1

Smart Skin

- Sensing force and shape of a pneumatic bionic gripper



Demonstrator 2


Smart Switch

- Secure, low-cost and form adaptive switch solution



Bionic Handling Assistant



- Sensor controlled gripper
- Wireless communication
- Energy storage/harvester




Bionic Handling Assistant

Bionic Handling Assistant


- Sensor controlled gripper
- Wireless communication
- Energy storage/harvester




Sensing Elements



Integrator and Track & Hold




SAR ADC




Digital Controller

Stress Sensitive Sensing Elements



Stress Insensitive SAR ADC



SPI



Element Current Selection


Timing Controller

ADC Controller



Digital Controller

- Piezoresistive effect based stress sensing
- Orthogonal NMOS and PMOS transistors in current mirrors
- Conversion of current to voltage signals by *trans-impedance amplifier*





- Piezoresistive effect based stress sensing
- Orthogonal NMOS and PMOS transistors in current mirrors
- Conversion of current to voltage signals by *trans-impedance amplifier*
- Relaxation effect
 - Associated to glue relaxation over time
 - Hysteresis effect of the gripper material
- Signals from all 4 chips need to be processed with suitable algorithm





- Introduction to ultra-thin chip applications
- Ultra-thin chip fabrication
 - Dicing-before-Grinding (DBG) technology
 - ChipFilm™ technology
- Characteristics of ultra-thin chips
 - Warpage of thin chips
 - Mechanical stability of ultra-thin chips
 - Piezoresistive effect
- Ultra-thin chip assembly and embedding
 - 3D chip stacking
 - Embedding in foil substrates
- The KOSIF project – a technology platform
- **Conclusions**

- **Hybrid Systems-in-Foil (HySiF)** are enablers of industrial high-performance, reliable, secure and cost-efficient solutions in flexible electronic applications
- The implementation of ultra-thin chips in flexible electronic system features a **paradigm shift in silicon technology**
- **Ultra-thin chip technology** for flexible electronics needs to be optimized for high mechanical bendability and reliability, minimum warpage and cost-effective manufacturing
- The **KOSIF project** creates a technology platform for HySiF aiming at high-performance industrial applications

IEEE INSIDE TECHNOLOGY
spectrum

appeared in
March 2013

**YOU CAN'T
BE TOO THIN
OR TOO
FLEXIBLE**
ULTRATHIN, FLEXIBLE SILICON
TECHNOLOGY WILL IMPROVE 3-D CHIPS—
AND A LOT MORE BESIDES



Other Publications:

- ESSDERC-ESSCIRC 2009 (Athens, Greece)
- IEDM 2006 (San Francisco, USA)
- ISSCC 2008 (San Francisco, USA)
- IEDM 2009 (Baltimore, USA)
- IEDM 2010 (San Francisco, USA)
- IEEE Trans. El. Dev., 2009

1st Edition., 2011, XXII, 467 p. 252 illus., 157 in color., Hardcover
ISBN: 978-1-4419-7275-0