Loading [a11y]/accessibility-menu.js
1181-1991 - IEEE Recommended Practice for Latchup Test Methods for CMOS and BiCMOS Integrated-Circuit Process Characterization | IEEE Standard | IEEE Xplore

1181-1991 - IEEE Recommended Practice for Latchup Test Methods for CMOS and BiCMOS Integrated-Circuit Process Characterization

Status: inactive - Withdrawn

Abstract:

Recommendations are provided for the layout and test methods required to characterize properly latchup behavior in CMOS and BiCMOS integrated circuit processes or other p...Show More

Abstract:

Recommendations are provided for the layout and test methods required to characterize properly latchup behavior in CMOS and BiCMOS integrated circuit processes or other processes that have similar lateral PNPN topographical layout characteristics. The aim is to allow the characterization of an integrated circuit process architecture so that different approaches can be scientifically compared. This allows the evaluation of the process capabilities on a 'worst-case' recommended structure and test method independent of actual integrated circuit product topographical latchup layout practices. Test structures and test philosophy are covered.<>
Date of Publication: 31 December 1991
Electronic ISBN:0-7381-2388-9
Persistent Link: https://ieeexplore.ieee.org/servlet/opac?punumber=2938

Subscription Options - Standards

References

References is not available for this document.