The IEEE Property Specification Language (PSL) is defined in this standard. PSL is a formal notation for specification of electronic system behavior, compatible with multiple electronic system design languages, including IEEE Std 1076^TM (VHDL^reg), IEEE Std 1364^TM (Verilog^reg), IEEE P1666^TM (SystemC^reg), and IEEE P1800^TM (SystemVerilog^reg), thereby enabling a common specification and verification flow for multi-language and mixed-language designs. PSL captures design intent in a form suitable for simulation, formal verification, formal analysis, and hybrid verification tools. PSL enhances communication among architects, designers, and verification engineers to increase productivity throughout the design and verification process. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language

This standard defines the property specification language (PSL), which formally describes electronic system behavior. This standard specifies the syntax and semantics for PSL and also clarifies how PSL interfaces with various standard electronic system design languages.

The purpose of this standard is to provide a well-defined language for formal specification of electronic system behavior, one that is compatible with multiple electronic system design languages, including IEEEStd 1076™ (VHDL), IEEE Std 1364™ (Verilog®), IEEE P1800™ (SystemVerilog®), and IEEE P1666™(SystemC), to facilitate a common specification and verification flow for multi-language and mixed-language designs.